SEU Characterization of Three Successive Generations of COTS SRAMs at Ultralow Bias Voltage to 14.2 MeV Neutrons

Juan Antonio Clemente, Guillaume Hubert, Juan Fraire, Francisco J. Franco, Francesca Villa, Solenne Rey, Maud Baylac, Helmut Puchner, Hortensia Mecha, and Raoul Velazco

Abstract—This paper presents a SEU sensitivity characterization at ultra-low bias voltage of three generations of COTS SRAMs manufactured in 130 nm, 90 nm and 65 nm CMOS processes. For this purpose, radiation tests with 14.2 MeV neutrons were performed for SRAM power supplies ranging from 0.5 V to 3.15 V. The experimental results yielded clear evidences of the SEU sensitivity increase at very low bias voltages. These results have been cross-checked with predictions issued from the modeling tool Multi-Scales Single Event Phenomena Predictive Platform (MUSCA-SEP\(^2\)). Large-scale SELs and SEFIs, observed in the 90-nm and 130-nm SRAMs respectively, are also presented and discussed.

Index Terms—COTS, SRAM, neutron tests, radiation hardness, reliability, soft error, low-bias voltage

I. INTRODUCTION

COMMERCIAL Off-The-Shelf (COTS) CMOS Static Random Access Memories (SRAMs) have recently arisen as an interesting alternative to space-qualified SRAMs, which opens promising perspectives to democratize fields such as avionics and aerospace. The reasons are their affordable cost and that most modern devices implement error detection and corrections mechanisms. For instance, the well-known Error Correcting Codes (ECCs) make modern SRAMs very reliable to Single Event Effects (SEEs).

In such fields, not only is reliability a major concern, but also keeping the required energy consumption constraints, which is critical in autonomous systems. Dynamic Voltage Scaling (DVS) is an interesting technique that consists in increasing or decreasing the bias voltage of certain components of microelectronic devices [1] depending upon circumstances. It can help to attain this objective since the switching energy has a square dependence on the supply voltage [2]. In addition, although SRAMs are volatile memories, it has been reported that they can be kept idle at very low bias voltages without losing information [3].

However, it is also a well-known issue that, as the bias voltage lowers, the critical charge needed to modify the information of a memory cell decreases as well [4], [5]. Consequently, in harsh environments, where the impact of a high-energy particle can provoke a so-called Single Event Upset (SEU), the sensitivity of these devices needs to be specifically studied. Some studies in the literature have presented experimental evidences of said voltage scaling effects, for different manufacturing materials [6] and even for academic custom D Flip-Flops [7] and SRAM cells [8]. However, little work was carried out in COTS devices. In [9] and [10], the authors studied the sensitivity of COTS Advanced Low Power SRAMs (A-LPSRAMs) and CMOS SRAMs, manufactured in 150-nm and 90-nm technologies respectively, at 0.5 V - 3.3 V.

This paper presents an experimental study of the sensitivity against 14 MeV neutrons of three successive generations of COTS SRAMs, manufactured by Cypress Semiconductor in 130, 90 and 65-nm CMOS processes, when powered up at bias voltages ranging from 0.5 V to 3.15 V. The sensitivity trends of these SRAMs for this range of bias voltages are presented and discussed. In addition, the Multiple Cell Upsets (MCUs), which are multiple errors provoked by the impact of a single particle, were extracted by using proprietary information provided by the manufacturer. Accurate cross sections for events with different multiplicities are presented as well. This point is especially relevant since newer technologies are increasingly more sensitive to MCUs [11]. The appearance of other events, such as micro Single Event Latchups (micro-SELs), occurring extremely often in the 90-nm memory, is also discussed.

In a previous work [10], the authors presented a sensitivity characterization of the same 90-nm memory as the one presented in this paper. Unfortunately, the experimental characterization was not complete due to a latchup occurred at 1.4 V and due to technical and safety reasons. In that work, the experimental data were completed with results obtained...
in another previous experiment at nominal voltage on another sample from another batch. Quite high disagreements in the sensitivities of both samples were observed in that work, which were attributed to the fact of comparing samples from two different batches, and to the typical margin errors of the experimental setup of the facility. Therefore, in order to have more accurate and consistent data, in this experiment another sample of this SRAM was examined again under radiation with the same experimental setup as the two other 130-nm and 65-nm ones.

II. EXPERIMENTAL SETUP

The tests were carried out in May 2017 on three generations of Cypress Semiconductor COTS SRAMs with a capacity of 16 Mbits and configured as 2M×8 bits. The tested samples are summarized in Table I, which also presents the bias voltages at which each one of them were tested.

According to the manufacturer, the nominal bias voltage of these memories ranges from 2.7 V to 3.6 V. Thus, an average value between these two values (3.15 V) was used as nominal voltage supply. It was experimentally verified that the memories were fully operational even at 1.9 V. Below this value, the readout system did not work but they still retained information. In fact, it was also verified that, for all the bias voltages in the ranges of Table I, in an environment without radiation, the information previously written in the memories was not lost.

The 130-nm and 90-nm SRAMs do not implement any error correction and detection mechanism, but a bitcell interleaving that prevents the occurrence of multiple events within the a single word provoked by the impact of the same particle. On the contrary, the 65-nm SRAM implements an ECC mechanism that corrects single errors and detects multiple ones in a single word. The latter was examined by keeping this feature active (configuration by default) and by deactivating it using a proprietary information provided by Cypress. Thus, it was possible to observe the sensitivity against neutrons of this SRAM at the technological level. The efficiency of said ECC was also assessed, and the results are discussed in Section IV-C.

Static tests were carried out: the memories were initially written with the checkerboard pattern (0×55), then they were radiated in rounds ranging from 1 to 5 minutes each, and examined afterwards. Tests were performed at the GENEPI2 (GEnérateur à NEutronos Pulsés Intenses) neutron facility, which is located at the LPSC (Laboratoire de Physique Subatomique et Cosmologie) in Grenoble, France [12]. Neutrons were produced with an average energy of 14.2 MeV at fluxes that ranged from $2.00 \times 10^7$ to $2.41 \times 10^7$ n·cm$^{-2}$·s$^{-1}$. Each round of reading had its particular flux and exposure time and these data are taken into account in the analysis presented in the next sections. In any case, the target memories were always placed 32 mm away from the neutron source.

The test system comprised a motherboard with a PIC18F8590 microcontroller, which runs the test software. An extension board with a TSOP48 socket for the SRAM under test was attached to it. All the tested SRAMs were pin-to-pin compatible, hence switching from one sample to another one was extremely easy. Both the microcontroller and the SRAM were biased by two independent power supplies, which made possible to tune that of the SRAM from 0 to 3.15 V. More details about the test infrastructure can be found in [9] and [10].

III. EXPERIMENTAL RESULTS

First of all, the raw number of errors observed for different voltage levels is presented in Figure 1. In order to perform fair comparisons, the data depicted in this figure were scaled linearly to a fluence of $2.75 \times 10^9$ n·cm$^{-2}$. It is important to note that not all the reading rounds were performed after exposing the SRAM to the same neutron fluence. The reason is that, for a given DUT position, the neutron flux generated at GENEPI2 can vary in a range of ±10% from a run to another due to the variation of beam current on the neutron production target. The objective of this figure is to provide a general idea of the behavior under radiation of these SRAMs to a potential user, whereas a finer analysis of these errors will be made in Section IV.

In the figure, it can be observed that the sensitivity trend of the 130-nm and 65-nm samples is very clear. On the one hand, the errors observed in the 130-nm SRAM increase as the voltage scales down, and the curve gets steeper for ultralow bias voltages. In fact, at 0.8 V the number of events is 8.5 times higher than at 3.15 V. On the other hand, the sensitivity of the 65-nm sample is higher than that of the 130-nm one at nominal voltage, but on the contrary, it barely increases below that level. Only at 1.2 V, the curve starts to get steep, but at the worse case (0.8 V) it does not even double the value obtained at 3.15 V.

Table I

<table>
<thead>
<tr>
<th>Memory</th>
<th>Technology process</th>
<th>$V_{CC}$ range</th>
</tr>
</thead>
<tbody>
<tr>
<td>CY62167DV30LL 55ZXI</td>
<td>130 nm</td>
<td>0.7V – 3.15V</td>
</tr>
<tr>
<td>CY62167EV30LL 45ZXI</td>
<td>90 nm</td>
<td>0.5V – 3.15V</td>
</tr>
<tr>
<td>CY62167GE30-4 5ZXI</td>
<td>65 nm</td>
<td>0.8V – 3.15V</td>
</tr>
</tbody>
</table>

Figure 1. Number of errors observed in the studied SRAMs, for different voltage levels.
Figure 1 also shows a disagreement for the 130-nm SRAM at 3.15 V: curiously, after the very first reading round carried out with this memory after 5 minutes of irradiation, a micro-SEL was observed. It was easily identified due to a clear reduction in the voltage level (from 3.15 V to 2.9 V) and the fact that successive reading rounds yielded errors that were not corrected after writing the correct data on the affected memory positions. This situation could only be fixed by turning off and on again the voltage supply and that was the reason why subsequent reading rounds were limited to 3 minutes instead of 5 minutes. No micro-SELS were observed on this sample subsequently.

Finally, two sets of data are depicted for the 90-nm SRAM: the data obtained in [10] (shown here again as reference) and the new data regarding the more recent experiments. Both sets of data seem to be quite consistent even though the tested samples did not belong to the same batch. However, the new data exhibits a different phenomenon: the existence of unexpected and unpredictable highs and lows above 1.3 V. In all the cases, they were attributed to micro-SELS. The exposure times ranged from 5 minutes to only 1 minute, and in all the cases except at 2.5 V, the CY62167EV30LL sample exhibited that behavior. The observed phenomena are not consistent with the typical damage caused by dose cumulation, since the very first run at 3.15 V on this sample already yielded a micro-SEL. However, for further runs at ultra-low bias voltages (lower than 1.40 V), this kind of errors was no longer observed. The reason is that the parts are regulated, and below a certain voltage, the regulator collapses. Hence it will be difficult to latch anymore. Thus, there is no reason to think that this SRAM is specially robust against this phenomena at 2.5 V. Instead, the fact that no micro-SEL was observed at that bias voltage seems purely fortuitous.

The previously depicted phenomena is consistent with the behavior observed by Tsigiliannis et al. [14], [15], where large-scale MCUs were found and analyzed. In fact, this extreme sensitivity of 90-nm Cypress SRAMs is well known from quite a long time ago [16]. It is interesting to observe that this problem was a major issue in this technology, but it was apparently solved in the subsequent one (65-nm).

IV. Discussion

It is clear that the data depicted in Figure 1 "as is" cannot be used to extract conclusions about the sensitivity of the tested SRAMs. The reason is that, in the same plot, many types of events are not distinguished: Single Bit Upsets (SBUs), where one particle affects only one memory cell; Multiple Cell Upsets (MCUs), where the same particle affects simultaneously several adjacent memory cells belonging to different words; Multiple Bit Upsets (MBUs), where several bits in the same word are affected; and even micro-SELS. This section makes a deeper analysis of these types of events separately.

A. SBU/MCU Sensitivity

Figure 2 shows the SBU/MCU cross sections of the three tested samples, once the MCUs were extracted from the set of observed SEUs. For this purpose, proprietary unscrambling information provided by Cypress Semiconductor was used for the three SRAMs. In all the cases, MCU cross sections are classified by multiplicity. Error bars have been obtained with a 95% confidence as explained in [17] (from SBUs to 5-bit MCUs). Dots in Figure 2 represent experimental data, whereas dashed lines correspond to predictions issued from the MUSCA-SEP$^3$ modeling approach.

By checking the experimental data of the three plots, it can be observed that the SBU/MCU sensitivity significantly increases at very low voltages, especially at near-threshold ones. This is especially clear for the 130-nm and the 65-nm
SRAMs. However, for the 90-nm one, the existence of micro-SELS above 1.4V makes more difficult to reach conclusions at near-nominal voltage levels. The charts display all the rounds of reading that were made (in some cases, several rounds were carried out at the same VCC). The experimental data observed for the 90-nm SRAM is consistent with the results presented by Pawlowski et al. [18], where it can be observed that the sensitivity for all types of MCUs barely increased in the range of 0.3V-1.0V. It is also consistent with the results obtained in 2015 in another sample of the same memory, presented in our previous work [10].

The figure also shows that the MUSCA-SEP predictions match the experimental data in a very accurate way. Even those of ≥5 bit MCUs accurately match the experimental data although, as mentioned above, they are not displayed in Figure 2 for practical reasons. A few small disagreements can also be observed; for instance, for the 2-bit MCUs in the 65-nm SRAM. The origins of these disagreements are multiple and can be attributed to limitations of modeling, such as topologies (elementary cell design, distance between adjacent cells, symmetry rules), back-end descriptions (mainly thickness) or bias voltage impact on the transport model.

A few MCUs with multiplicity ≥6 were also observed, but the error margins of the experimental cross sections were so high that it was impractical to plot them in Figure 2. They have been presented in Table II instead. The table seems to indicate that the 130-nm SRAM is more vulnerable to such large MCUs than the 90-nm and the 65-nm ones.

The shape of the MCUs has also been analyzed. Different types of 2-bit MCUs have been classified according to the shapes in Figure 3, which is a physical representation of the SRAM bitcell topology. Results are presented in Figure 4.

For each bar, percentages were calculated with respect to the number of events observed in the involved experiment. It can be observed that, for the 130-nm and 90-nm SRAMs, the most frequent 2-bit MCUs are H1, followed by V1. However, the H1 event is extremely rare in the 65-nm SRAM. The reason of this curious phenomena is that the well stripes of the CY62167GE SRAM are organized in columns, and it is
very difficult to cross them because the well doping is very high. Hence, it is much more likely to observe MCUs going North to South along the well stripes. The well doping of the previous generations was weaker than that of the 65-nm one.

For the 130-nm SRAM (Figure 4a), vertical, diagonal and even knight-jump MCUs are observed more frequently at near-threshold voltage levels. This trend seems to be repeated for the 90-nm SRAM as well. In the latter case, a possible outlier may be the round performed at 2.5V, but its fluence was 2.5 times lower than that of the other rounds, in average. The reason has been pointed out above: the high susceptibility to micro-SEls in this memory at voltages above 1.4V, which made very difficult to obtain “clean” results in those cases. Besides, as a consequence of this, it was impossible to perform a round of reading free of micro-SEls at nominal voltage with this SRAM (hence the absence of that result in Figure 4b).

Finally, it is also remarkable the fact that the 65-nm SRAM behaves completely differently. Not only are horizontal MCUs very rare (indicated above), but also most of them are classified as "others". These are 2-bit events whose affected bitcells are separated by a Manhattan distance greater than 3. This may be due to the high doping existing between adjacent cells, which makes very unlikely for KJ-type events and D-type events to appear. In this case, the shape of the 2-bit MCUs does not seem to be highly determined by the SRAM bias voltage.

### B. Large-Scale Events and Multiple Bit Upsets

As previously hinted in Figure 1, large-scale events, attributed to micro-SEIs, were detected for the 90-nm and 130-nm SRAMs, but not for the 65-nm one.

Table III summarizes the number of reading rounds where such events were found. For the sake of clarity, they are highlighted in bold font in the table. As previously discussed (Figure 1), a micro-SEL that affected several thousands of addresses was observed in the 130-nm SRAM at nominal voltage, but this phenomena did not show up at lower bias voltages. However, the 90-nm SRAM turned out to be extremely sensitive to such large-scale events, but only at bias voltages above 1.3 V. This issue was not observed for the 65-nm one.

Table IV shows these results performed at various bias voltages. All the rounds were performed with pattern $0 \times 55$, except the last one, performed with $0 \times 00$. In all the cases, the ECC signal is also activated, but the error is fixed by the hardware of the chip. However, it may happen that some errors escape the ECC mechanism, such as MBUs or errors occurred in the memory elements of the ECC logic. These errors are all through accumulation effects. The number of accumulated errors must be lower than 1000 for the ECC to be clean [16].

**Figure 5. Number of addresses affected by MBUs and SEFIs.**
the most exposed one against radiation in the whole campaign performed in May’2017 (6.63\texttimes10^{10} n\textcdot cm^{-2}), in comparison to the 130-nm (3.26\texttimes10^{10} n\textcdot cm^{-2}) and 90-nm (2.83\texttimes10^{10} n\textcdot cm^{-2}) ones. This is a clear evidence that this memory can work reliably in a harsh environment where radiation is a major concern.

D. SER Predictions by the MUSCA-SEP$^3$ Tool

This subsection discusses the impact of ultra-low bias voltage for the three studied technological nodes for an avionic environment, addressing particularly MCU rates and contributions induced by neutrons, protons and muons. Indeed, the sensitivity against SEEs of nanoscale devices is expected to increase with the integration scale, and recent studies have demonstrated the occurrence of SEEs due to protons and muons [19], [20], [21]. Thus, this section presents Soft Error Rate (SER) calculations based on MUSCA-SEP$^3$ [13], which have been obtained by using the SEU models that have been validated above (Subsection IV-A) and atmospheric radiation fields composed by neutron, proton and muon spectra calculated by using ATMORAD [22]. This tool is based on simulations of extensive air showers, primary spectra model (force-field approximation [23]) and neutron spectrometer network [24].

Figure 6 presents the calculated MCU rate obtained by considering each technological node and bias voltages ranging from 0.5 to 3.3 V. The bias voltage and the integration decreases induce an increase in the MCU impact. It is also interesting to investigate the neutron, proton and muon contribution to the SER as a function of the integration node and the bias voltage. Thus, Figure 7 demonstrates that the main contribution for the three technological nodes is due to neutrons, but the technological integration and increasingly low bias voltages induce a significant contribution of protons and muons.

Previous results [20] have demonstrated that muon and $\alpha$-SER impacts are negligible for avionic altitudes, and for integration levels down to 14nm considering bulk, FDSOI and FinFET processes. However, only nominal bias voltages were considered. Thus, based on the technological parameters detailed in [20], the impact of the technology scaling on the SER contributions due to these different particles was also investigated by using MUSCA-SEP$^3$ at various bias voltages. Taking into account the integration level, interactions of primary and/or secondary particles in active silicon layers consider 3D morphology descriptions of deposited charges [21], [25]. SEU occurrence models are based on radiation ground tests for 130, 90 and 65 nm, while extended models were considered for lower integration technologies. As previously, atmospheric radiation fields were calculated by using ATMORAD. Table V describes the main technological model parameters that were used [26], [27]; i.e., the elementary cell surface ($S_{cell}$), the critical charge to provoke a SEU ($Q_{crit}$) and the nominal power supply ($VCC$).

Finally, Figure 8 presents neutrons, protons and muons contribution to SER versus technological node considering nominal bias voltage and avionic altitudes. Depending on the integration level, neutron and/or the proton environments induce the main contribution to the total SER, whereas that of muons is negligible. However, proton direct ionization is classically not considered as a source of SEEs for avionic applications. Complementary analyses show that the proton environmental impact is already not negligible for the 65-nm technology and indeed, it becomes the main contribution from the 28/22-nm nodes and beyond. Previous results presented by Barak et al. [28] and based on an analytical microdosimetry model, show that for low-SEU sensitivity devices, the combined contribution of secondary protons and deuterons

Table IV

<table>
<thead>
<tr>
<th>VCC (V)</th>
<th>Fluence ($n\cdot cm^{-2}$)</th>
<th>Correctable errors</th>
<th>Uncorrectable errors</th>
<th>% ECC correction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.80</td>
<td>2.73 \times 10^9</td>
<td>3479</td>
<td>20</td>
<td>99.43%</td>
</tr>
<tr>
<td>0.90</td>
<td>2.66 \times 10^9</td>
<td>2799</td>
<td>8</td>
<td>99.71%</td>
</tr>
<tr>
<td>1.00</td>
<td>2.73 \times 10^9</td>
<td>2539</td>
<td>9</td>
<td>99.65%</td>
</tr>
<tr>
<td>1.10</td>
<td>2.79 \times 10^9</td>
<td>2373</td>
<td>6</td>
<td>99.74%</td>
</tr>
<tr>
<td>1.30</td>
<td>2.66 \times 10^9</td>
<td>2012</td>
<td>1</td>
<td>99.95%</td>
</tr>
<tr>
<td>1.50</td>
<td>2.73 \times 10^9</td>
<td>2015</td>
<td>2</td>
<td>99.90%</td>
</tr>
<tr>
<td>2.00</td>
<td>2.79 \times 10^9</td>
<td>2044</td>
<td>3</td>
<td>99.85%</td>
</tr>
<tr>
<td>2.50</td>
<td>2.79 \times 10^9</td>
<td>2038</td>
<td>7</td>
<td>99.65%</td>
</tr>
<tr>
<td>3.15</td>
<td>2.73 \times 10^9</td>
<td>1970</td>
<td>5</td>
<td>99.74%</td>
</tr>
<tr>
<td>3.15*</td>
<td>2.73 \times 10^9</td>
<td>2062</td>
<td>2</td>
<td>99.90%</td>
</tr>
</tbody>
</table>

*Performed with pattern 0\times 0

Figure 6. Estimated MCU rate versus technological node and bias voltage, considering the avionic altitude (i.e. 12 km).

Table V

<table>
<thead>
<tr>
<th>Node</th>
<th>$S_{cell}$ (µm²)</th>
<th>$Q_{crit}$ (fC)</th>
<th>VCC (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>65 nm</td>
<td>0.55</td>
<td>0.60</td>
<td>0.90</td>
</tr>
<tr>
<td>45 nm</td>
<td>0.40</td>
<td>0.40</td>
<td>0.85</td>
</tr>
<tr>
<td>32 nm</td>
<td>0.25</td>
<td>0.30</td>
<td>0.80</td>
</tr>
<tr>
<td>28 nm</td>
<td>0.20</td>
<td>0.20</td>
<td>0.70</td>
</tr>
<tr>
<td>22 nm</td>
<td>0.15</td>
<td>0.12</td>
<td>0.70</td>
</tr>
<tr>
<td>14 nm</td>
<td>0.10</td>
<td>0.08</td>
<td>0.50</td>
</tr>
</tbody>
</table>
Large-scale SEFIs, micro-SEIs as well as some isolated MBUs were also reported. SER estimations, also issued from MUSCA-SEP\textsuperscript{3} and ATMRAD, have also been provided and discussed.

**REFERENCES**


