Publication: Analysing value substitution and confidence estimation for value prediction
Loading...
Official URL
Full text at PDC
Publication Date
2001-05
Advisors (or tutors)
Editors
Journal Title
Journal ISSN
Volume Title
Publisher
Elsevier Science BV
Citations
Exportar
Abstract
Value Prediction is one of the newest techniques used to break down ILP limits. Despite being under continuous study during the last few years, a few aspects related to this emerging technique remain unanalysed in depth. Exhaustively investigated in the context of control speculation, confidence estimation has usually played a secondary role on value prediction and speculation. Closely linked to confidence estimation, value substitution also represents a relegated subject of research. This paper is focussed on analysing, in an isolated way, the respective impact on predictor performance of both confidence estimation and value substitution mechanisms. By using detailed pipeline-level simulations, we prove that improvements in these mechanisms are as important as reducing the predictor aliasing or even improving the prediction model.
Description
(C) 2001 Elsevier Science B.V.
Unesco subjects
Keywords
Citation
[Burg97] D. Burger and T.M. Austin. “The SimpleScalar Tool Set, Version 2.0”. Technical Report CS#1342, University of Wisconsin-Madison, 1997.
[Beker99] M. Bekerman, S. Jourdan, R. Ronen, G. Kirshenboim, L. Rappoport, A. Yoaz and U. Weiser. “Correlated Load-Address Predictor”, Proc. of the 26th Int. Symp. on Computer Architecture (ISCA-26), May 1999.
[Burt99] M. Burtscher and B. G. Zorn, “Prediction Outcome History-based Confidence Estimation for Load Value Prediction”, Journal of Instruction Level Parallelism, May 1999.
[Calde99] B. Calder, G. Reinman and D. M. Tullsen. “ Selective Value Prediction”. Proc. of the 26th Int. Symp. On Computer Architecture (ISCA-26), May 1999.
[Gabb97] F. Gabbay and A. Mendelson, “Can Program Profiling Support Value Prediction?”, Proc. of the 30th Int. Symp. on Microarchitecture (MICRO-30), pp. 270-280, Dec. 1997.
[Gabb98] F. Gabbay and A. Mendelson, “Improving Achievable ILP Trough Value Prediction and Program Profiling”, Microprocessores and Microsystems, Vol 22, n.3, Sept. 1998.
[Grun98] D. Grunwald, A. Klauser, S. Manne and A. Pleszkun, “Confidence Estimation for Speculation Control”, Proc. of the 25th Int. Symp. on Computer Architecture (ISCA-25), pp. 122-131, 1998.
[Jaco96] E. Jacobsen, E. Rotenberg, and J. E. Smith, “Assigning Confidence to Conditional Branch Predictions”, Proc. of the 29th Int. Symp. on Microarchitecture (MICRO-29), Dec. 1996.
[Lipa96] M.H. Lipasti and J.P. Shen, "Exceeding the Dataflow Limit via Value Prediction," Proc. of the 29th Int. Symp. on Microarchitecture (MICRO-29), pp. 226-237, Dec. 1996.
[Lipa97] M. H. Lipasti, “Value Locality and Speculative Execution”, Ph.D. thesis, Carnegie Mellon University, April 1997.
[McFa93] S. McFarling, “Combining Branch Predictors.” Technical Report TN-36, DEC., June 1993.
[More98] R. Moreno, “Using value prediction as a complexity-effective solution to improve performance”, Technical Report 5/98, Dep. Computer Architecture, Universidad Complutense of Madrid, 1998.
[Nakr99] T. Nakra, R. Gupta, M.L. Soffa, “Global Context-Based Value Prediction”, Proc. of the 5th Int. Symp. On High Performance Computer Architecture (HPCA-5), Jan. 1999
[Pinu99a] L. Piñuel, R.A. Moreno and F.Tirado, “Implementation of hybrid context-based value predictors using value sequence classification”. Proc. of the 5th International Euro-Par Conference, Aug. 1999.
[Pinu99b] L. Piñuel, R.A. Moreno and F.Tirado, “Effect of Saturating counters configuration on Data Value Speculation”. Technical Report 3/99, Dep. Computer Architecture, Universidad Complutense of Madrid, 1999.
[Rote96] E. Rotenberg, S. Bennett and J. E. Smith, “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching,” Proc. of the 29th Int. Symp. on Microarchitecture (MICRO-29), pp. 24-34, Dec. 1996.
[Rote97] E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. Smith, “Trace Processors,” Proc. of the 30th Int. Symp. On Microarchitecture (MICRO-30), pp. 138-148, Dec. 1997.
[Rych98] B. Rychlik, J. Faisty, B. Krug, J.P. Shen, “Efficacy and Performance Impact of Value Prediction”, Proc. Parellel Architecture and Compilation Techniques (PACT-98), 1998.
[Saze97a] Y. Sazeides, J.E. Smith, "The Predictability of Data Values," Proc. of 30th Int. Symp. On Microarchitecture (MICRO-30), pp. 248-258, Dec. 1997.
[Saze97b] Y. Sazeides, J.E. Smith. “Implementations of Context Based Value Predictors”. Technical Report #ECETR-97-8, University of Wisconsin-Madison, 1997.
[Smit81] J.E. Smith, “A Study of Branch Prediction Strategies”, Proc. of the 8 th Int. Symp. on Computer Architecture (ISCA-8), pp. 135-148, 1981
[Soda98] A. Sodani and G.S. Sohi, “Understanding the differences between value prediction and instruction reuse”, Proc. of 31th Int. Symp. on Microarchitecture (MICRO-31), pp. 205-215, Dec. 1998.
[Sohi90] G.S. Sohi, “Instruction Issue Logic for High-Performance, Interrumpible, Multiple Functional Unit, Pipelined Computers”, IEEE Trans. on Computer, 39(3), pp. 349-359, 1990
[Wang97] K. Wang and M. Franklin, "Highly Accurate Data Value Prediction using Hybrid Predictors," Proc. Of 30th Int. Symp. on Microarchitecture (MICRO-30), pp. 281-290, Dec. 1997.
[Wall93] D.W. Wall. “Limits of Instruction-Level Parallelism” Technical Report WRL 93/6 Digital Western Research Laboratory, 1993.
[Yeh92] T-Y. Yeh, Y. Patt, “Alternative Implementations of Two-Level Adaptive Branch Prediction” Proc. of the 19th Int. Symp. on Computer Architecture (ISCA-19), pp. 124-134, 1992
[Yeh93] T-Y. Yeh, D. Marr, and Y. Patt, “Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache”, Proc. of the 7th ACM Int. Conf. on Supercomputing, (ICS’93) pp. 67-76, July 1993.