Universidad Complutense de Madrid
E-Prints Complutense

Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems

Impacto

Downloads

Downloads per month over past year

Clemente Barreira, Juan Antonio and Gran, Rubén and Chocano Gómez, Abel and Prado, Carlos del and Resano, Javier (2015) Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, PP (99). ISSN 1063-8210

[img]
Preview
PDF
2MB

Official URL: http://dx.doi.org/10.1109/TVLSI.2015.2417595



Abstract

The efficiency of the reconfiguration process in modern FPGAs can improve drastically if an on-chip configuration memory is included in the system because it can reduce both the reconfiguration latency and its energy consumption. However, FPGA on-chip memory resources are very limited. Thus, it is very important to manage them effectively in order to improve the reconfiguration process as much as possible even when the size of the on-chip configuration memory is small. This paper presents a hardware implementation of an on-chip configuration memory controller that efficiently manages run-time reconfigurations. In order to optimize the use of the on-chip memory, this controller includes support to deal with configurations that have been divided into blocks of customizable size. When a reconfiguration must be carried out, our controller provides the blocks stored on-chip and looks for the remaining blocks by accessing to the off-chip configuration memory. Moreover, it dynamically decides which blocks must be stored on-chip. To this end, the designed controller implements a simple but efficient technique that allows maximizing the benefits of the on-chip memories. Experimental results will demonstrate that its implementation cost is very affordable and that it introduces negligible run-time management overheads.


Item Type:Article
Additional Information:

“© © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.”

Uncontrolled Keywords:FPGA, Configuration Caching, Configuration mapping
Subjects:Sciences > Computer science
Sciences > Computer science > Hardware
ID Code:31329
Deposited On:07 Jul 2015 11:23
Last Modified:08 Jul 2015 11:38

Origin of downloads

Repository Staff Only: item control page