Universidad Complutense de Madrid
E-Prints Complutense

A Methodology to Emulate Single Event Upsets in Flip-Flops using FPGAs through Partial Reconfiguration and Instrumentation

Impacto

Downloads

Downloads per month over past year

Serrano, Felipe and Clemente Barreira, Juan Antonio and Mecha López, Hortensia (2015) A Methodology to Emulate Single Event Upsets in Flip-Flops using FPGAs through Partial Reconfiguration and Instrumentation. IEEE Transactions on Nuclear Science, 62 (4). pp. 1617-1624. ISSN 0018-9499

[img]
Preview
PDF
568kB

Official URL: http://ieeexplore.ieee.org/document/7181741/



Abstract

This paper presents a methodology to emulate Single Event Upsets (SEUs) in FPGA flip-flops (FFs). Since the content of a FF is not modifiable through the FPGA configuration memory bits, a dedicated design is required for fault injection in the FFs. The method proposed in this paper is a hybrid approach that combines FPGA partial reconfiguration and extra logic added to the circuit under test, without modifying its operation. This approach has been integrated into a fault-injection platform, named NESSY (Non intrusive ErrorS injection SYstem), developed by our research group. Finally, this paper includes results on a Virtex-5 FPGA demonstrating the validity of the method on the ITC’99 benchmark set and a Feed-Forward Equalization (FFE) filter. In comparison with other approaches in the literature, this methodology reduces the resource consumption introduced to carry out the fault injection in FFs, at the cost of adding very little time overhead (1.6 �μs per fault).


Item Type:Article
Additional Information:

“© © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.”

Uncontrolled Keywords:Single event upset (SEU), Fault injection, Flip-flops, FPGA, Reliability
Subjects:Sciences > Computer science > Hardware
ID Code:39054
Deposited On:08 Sep 2016 10:54
Last Modified:19 Sep 2016 10:19

Origin of downloads

Repository Staff Only: item control page