Universidad Complutense de Madrid
E-Prints Complutense

Efficient FPGA implementation of binary field multipliers based on irreducible trinomials

Impacto

Downloads

Downloads per month over past year

Imaña Pascual, José Luis (2018) Efficient FPGA implementation of binary field multipliers based on irreducible trinomials. In Proceedings 26th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM 2018). Annual IEEE Symposium on Field-Programmable Custom Computing Machines . IEEE Computer Society, Boulder, Colorado (EEUU), p. 222. ISBN 978-1-5386-5522-1

[img]
Preview
PDF
147kB

Official URL: http://dx.doi.org/10.1109/FCCM.2018.00056


URLURL Type
https://ieeexplore.ieee.orgPublisher


Abstract

Binary extension (or Galois) fields GF(2^m) have been widely studied due to their use in several important applications, such as cryptography, error control codes and digital signal processing. These applications require efficient hardware implementations of GF(2^m) arithmetic operations, particularly multiplication, which is considered the most important and complex one. The complexity of GF(2^m) multiplication depends on the representation basis and on the defining irreducible polynomial f(y) selected for the finite field. For efficient hardware implementations, polynomial basis and irreducible trinomials or pentanomials are normally used. Any element A ϵ GF GF(2^m) can be represented in the polynomial basis {1,x,...,x^(m-1) } as A = Σ_(i=0)^(m-1) α_i x^i, with α_i ϵ GF(2), where x is a root of the irreducible polynomial f(y) = Σ_(i=0)^(m) f_iy^i. Polynomial basis multiplication C = A • B requires a polynomial multiplication followed by a reduction modulo an irreducible polynomial. Mastrovito [1] proposed an efficient bit-parallel polynomial basis multiplier in which a product matrix was introduced to combine the above two steps together. A new polynomial basis multiplication method applied to irreducible trinomials was proposed in [2], where the functions S_i and T_i given by the addition of terms x_k = (a_kb_k) and z_i^j = (a_i b^j + a_j b^i), with a_i, b^j ϵ GF(2), were obtained from the decomposition of a product matrix. The addition of these functions is used for the computation of the product of two GF GF(2^m) elements. In [3], the above method was applied to type II irreducible pentanomials and the functions S_i and T_i were split in the form S_i = s_k^iS_i^k + ... + s_o^kS_i^o and T_i = t_k^i T_i^k+ ... + t_o^i T_i^o, with s_j^i , t_j^i ϵ GF(2) and k = log_2 m. The terms S_i^j and T_i^j represent the sum of 2^j products a_kb_l and therefore can be implemented as a j-level complete binary tree of XOR gates. The addition in pairs of binary trees with the same depth leads to a reduction of the multiplication delay. However, splitting method imposes hard restrictions (given by the use of parenthesis in the expressions of the coordinates) for the addition of S_i^j and T_i^j terms in order to reduce the number of XOR levels. These restrictions could not be efficient for a synthesis tool in order to map that expressions into FPGA's logic blocks. If parenthesized restrictions are removed, more freedom could be given for the synthesizer to find an optimized implementation of the multiplier. In this work, efficient Xilinx FPGA implementations of GF GF(2^m) bit-parallel polynomial basis multipliers for irreducible trinomials are presented. Based on [2], a new general algorithm for multiplication over irreducible trinomials f(y) = y^m + y^n +1, with 1 ≤ n ≤ (m+1)/2, is proposed and the splitting method given in [3] is applied to these irreducible polynomials. Furthermore, in order to optimize the synthesis of the multipliers, a new approach for the computation of the product is used where the splitting of S_i and T_i terms is performed, but the restriction given by the addition in pairs of binary trees with the same depth has been removed. In this way, Xilinx tools are free to optimize the synthesis of the multiplier. Several GF GF(2^m) multipliers for different binary fields have been described in VHDL and their post-place and route implementation results in Xilinx Artix-7 have been reported. Experimental results show that the multiplier here proposed exhibits the best delay and Area×Time complexities when it is compared with similar multipliers found in the literature. Moreover, the new approach also achieves the lowest number of slices in most of the implemented multipliers.


Item Type:Book Section
Additional Information:

©2018 IEEE Computer Society
e-ISSN: 2576-2621
Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM 2018) (26. 2018. Colorado, Boulder)
This work has been supported by the EU (FEDER) and the Spanish MINECO, under grants TIN 2015-65277-R and TIN2012-32180.

Uncontrolled Keywords:Field programmable gate arrays; Silicon; Binary trees; Complexity theory; Delays; Tools
Subjects:Sciences > Computer science > Artificial intelligence
ID Code:55426
Deposited On:07 Jun 2019 14:28
Last Modified:07 Jun 2019 14:28

Origin of downloads

Repository Staff Only: item control page