

Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials

José L. Imaña

Abstract—In this paper, a fast implementation of bit-parallel polynomial basis (PB) multipliers over the binary extension field $GF(2^m)$ generated by type-I irreducible pentanomials is presented. Explicit expressions for the coordinates of the multipliers and a detailed example are given. Complexity analysis shows that the multipliers here presented have the lowest delay in comparison to similar bit-parallel PB multipliers found in the literature based on this class of irreducible pentanomials. In order to prove the theoretical complexities, hardware implementations over Xilinx FPGAs have also been performed. Experimental results show that the approach here presented exhibits the lowest delay with a balanced $Area \times Time$ complexity when it is compared with similar multipliers.

Index Terms—Multipliers, bit-parallel, $GF(2^m)$, polynomial basis, pentanomials

1 INTRODUCTION

EFFICIENT VLSI implementations of high-speed multipliers over binary extension fields $GF(2^m)$ are highly desirable for several applications, such as cryptography, digital signal processing or coding theory [1]. Elements in $GF(2^m)$ are mainly represented in polynomial basis (PB) because it provides more freedom on hardware optimizations for arithmetic operations. The efficiency of their hardware implementations is measured in terms of the number of 2-input gates (*AND*, *XOR*) and of the gate delays (T_A , T_X) of the circuit. Many approaches and architectures have been proposed to perform PB multipliers [2], [3], [4], [5], [6]. The complexity of the multiplier mainly depends on the irreducible polynomial $f(y)$ selected for the finite field. For hardware implementations, trinomials [7], [8], [9] and pentanomials are normally used. PB multiplication requires a multiplication of polynomials followed by a modular reduction. Efficient bit-parallel multipliers can be implemented using a *product matrix* that combine the above two steps together [10], [11], [12], [13], [14]. A new PB multiplication method based on the decomposition of a product matrix was used in [15]. This method introduced the functions S_i and T_i given by sum of terms $x_k = (a_k b_k)$ and $z_i^j = (a_i b_j + a_j b_i)$, where $a_i, b_i \in GF(2)$ are the coefficients of $A, B \in GF(2^m)$. The coefficients of the product can be computed as the sum of that functions. The above method was applied in [15] to *type I irreducible pentanomials*, where *groups* of shared subexpressions were determined in order to reduce the area complexity of the multiplier. In [16], the sum of products given in the S_i and T_i functions were splitted into sums of 2^j product terms that can be implemented as binary trees of XOR gates with depth j . The sum in pairs of binary trees with the same depth yields a reduction of the number of XOR levels needed to compute the product coefficients. Furthermore, the use of binary trees of XOR gates can minimize power consumption in comparison to the use of linear arrays of XORs [17]. The multiplication approach given in [16] was applied to *type II irreducible pentanomials* in the form $f(y) = y^m + y^{n+2} + y^{n+1} + y^n + 1$.

• J. L. Imaña is with the Department of Computer Architecture and Systems Engineering, Faculty of Physics, Complutense University, Madrid 28040, Spain.
E-mail: jluimana@ucm.es.

Manuscript received 11 May 2017; revised 25 Nov. 2017; accepted 26 Nov. 2017. Date of publication 0. 0000; date of current version 0. 0000.

(Corresponding author: José L. Imaña.)

Recommended for acceptance by W. Liu.

For information on obtaining reprints of this article, please send e-mail to: reprints@ieee.org, and reference the Digital Object Identifier below.

Digital Object Identifier no. 10.1109/TC.2017.2778730

In this paper, a new fast bit-parallel $GF(2^m)$ polynomial basis multiplier is presented, where the splitting approach in [16] has been applied to general *type I irreducible pentanomials* and where the expressions of the product coefficients given in [15] for these pentanomials have been simplified in order to obtain high-speed multipliers. *Type I irreducible pentanomials* $f(y) = y^m + y^{n+1} + y^n + y + 1$, where $2 \leq n \leq \lfloor m/2 \rfloor - 1$, are very important because they are abundant (there are 807 different m values in the interval $[8, 1000]$ such that a type I irreducible pentanomial of degree m exists) and they are used in important applications. For example, arithmetic used in the *Advanced Encryption Standard* (AES) is based on the binary extension field $GF(2^8)$ generated by type I irreducible pentanomial $f(y) = y^8 + y^4 + y^3 + y + 1$. Furthermore, the three finite fields $m \in \{163, 233, 283\}$ from the five recommended by National Institute of Standards and Technology (NIST) for Elliptic Curve Digital Signature Algorithm (ECDSA) can be constructed using such pentanomials. The bit-parallel PB multiplier here presented has the lowest delay known to date for similar PB multipliers based on this type of irreducible pentanomials. In order to prove the theoretical complexities, hardware implementations over Xilinx FPGAs have also been performed. NIST and SECG (Standards for Efficient Cryptography Group) recommended $GF(2^m)$ multipliers have been described in VHDL and post-place and route implementation results in Xilinx Artix-7 have been reported. Experimental results show that the approach here presented exhibits the lowest delay with a balanced $Area \times Time$ complexity when it is compared with similar multipliers.

The paper is organized as follows. Section 2 provides notation and mathematical background. Type I irreducible pentanomials are introduced in Section 3, where new reduced expressions for multiplication are given. Section 4 describes the new multiplier, gives an example of multiplication and analyses the theoretical complexity. Comparisons with other similar multipliers are given in Section 5. Hardware implementation results are presented in Section 6. Finally, conclusions are given in Section 7.

2 BACKGROUND

Let $f(y) = \sum_{i=0}^m f_i y^i$ be a monic irreducible polynomial of degree m over $GF(2)$. The elements of the binary extension field $GF(2^m)$ can be represented in the *polynomial basis* $\{1, x, \dots, x^{m-1}\}$, where x is a root of the irreducible generating polynomial $f(y)$. Any element $A \in GF(2^m)$ is represented in PB as $A = \sum_{i=0}^{m-1} a_i x^i$, where $a_i, s \in GF(2)$ are the coefficients of A . In order to compute the coefficients of the product $C = A \cdot B$, a new method was used in [15]. This method introduced the functions S_i and T_i given by the sum of terms $x_k = (a_k b_k)$ and $z_i^j = (a_i b_j + a_j b_i)$, where $a_i, b_i \in GF(2)$ are the coefficients of A and B , respectively. These functions are implemented as *binary trees* of 2-input XOR gates with a lower level of 2-input AND gates (corresponding to the $a_i b_j$ products). The product $C = A \cdot B$ can be computed as the sum of these functions. The expressions for S_i ($1 \leq i \leq m$) and T_i ($0 \leq i \leq m-2$) with $\varsigma = \lfloor i/2 \rfloor$ and $\gamma = (\lceil m/2 \rceil + \lfloor i/2 \rfloor)$, are [16]

$$S_i = x_\varsigma + \sum_{h=0}^{\varsigma-1} z_h^{i-h-1}, \quad T_i = x_\gamma + \sum_{j=1}^{\eta-(i+1)} z_{i+j}^{m-j}, \quad (1)$$

where $x_\varsigma = a_\varsigma b_\varsigma$ only appears for i odd and x_γ only appears for (m and i even) or for (m and i odd). In this case, $\eta = \gamma$. Otherwise, i.e., for (m even and i odd) or for (m odd and i even), the term x_γ does not appear and the value of $\eta = (\lceil m/2 \rceil + \lfloor i/2 \rfloor)$. For example, for $GF(2^5)$ the terms S_i and T_i are as follows: $S_1 = x_0 = a_0 b_0$, $S_2 = z_0^1 = (a_0 b_1 + a_1 b_0)$, $S_3 = x_1 + z_0^2 = a_1 b_1 + (a_0 b_2 + a_2 b_0)$, $S_4 = (a_0 b_3 + a_3 b_0) + (a_1 b_2 + a_2 b_1)$, $S_5 = a_2 b_2 + (a_0 b_4 + a_4 b_0) + (a_1 b_3 + a_3 b_1)$,

TABLE 1
Coordinates c_i of the Product for the Pentanomial
 $f(y) = y^{13} + y^4 + y^3 + y + 1$

c_0	S_1	T_0	T_9			T_{10}							
c_1	S_2	T_1	T_{10}			T_{11}			T_0	T_9	T_{10}		
c_2	S_3	T_2	T_{11}						T_1	T_{10}	T_{11}		
c_3	S_4	T_3				T_0	T_9	T_{10}	T_2	T_{11}			
c_4	S_5	T_4	T_0	T_9	T_{10}	T_1	T_{10}	T_{11}	T_3				
c_5	S_6	T_5	T_1	T_{10}	T_{11}	T_2	T_{11}		T_4				
c_6	S_7	T_6	T_2	T_{11}		T_3			T_5				
c_7	S_8	T_7	T_3			T_4			T_6				
c_8	S_9	T_8	T_4			T_5			T_7				
c_9	S_{10}	T_9	T_5			T_6			T_8				
c_{10}	S_{11}	T_{10}	T_6			T_7			T_9				
c_{11}	S_{12}	T_{11}	T_7			T_8			T_{10}				
c_{12}	S_{13}		T_8			T_9			T_{11}				

$T_0 = (a_1b_4 + a_4b_1) + (a_2b_3 + a_3b_2)$, $T_1 = a_3b_3 + (a_2b_4 + a_4b_2)$, $T_2 = (a_3b_4 + a_4b_3)$, $T_3 = a_4b_4$.

3 TYPE I IRREDUCIBLE PENTANOMIALS

Type I irreducible pentanomials were defined in [14] as $f(y) = y^m + y^{n+1} + y^n + y + 1$, for $2 \leq n \leq \lfloor m/2 \rfloor - 1$. These pentanomials are very important because they are abundant and they are used in a wide number of applications. For example, the specific type I pentanomial $f(y) = y^8 + y^4 + y^3 + y + 1$ is used in the *Advanced Encryption Standard*.

Polynomial basis multiplication for type I irreducible pentanomials was studied in [15], where expressions of the product coefficients were computed. In these expressions, groups G_i^j of subexpressions given as sums of j terms T_k were also found. These j -terms groups G_i^j can be shared among different coefficients leading to a reduction of area complexity of the multiplier. In this work, it is observed that the common groups found in [15] can be simplified in order to reduce the delay of the multiplier. The simplification is shown in the following example with $(m, n) = (13, 3)$.

3.1 $GF(2^{13})$ Multiplier for $f(y) = y^{13} + y^4 + y^3 + y + 1$

The product $C = A \cdot B$ in $GF(2^{13})$ generated by the type I irreducible pentanomial with parameters $(m, n) = (13, 3)$ can be computed using the expressions given in [15]. The coefficients c_i of the product are $c_0 = S_1 + G_0^3$, $c_1 = S_2 + G_0^6$, $c_2 = S_3 + G_0^5$, $c_3 = S_4 + G_0^3 + G_2^3$, $c_4 = S_5 + G_1^2 + G_0^6$, $c_5 = S_6 + G_2^2 + G_0^5$, $c_6 = S_7 + G_3^2 + G_2^3$, $c_7 = S_8 + G_4^2 + G_1^2$, $c_8 = S_9 + G_5^2 + G_2^2$, $c_9 = S_{10} + G_6^2 + G_3^3$, $c_{10} = S_{11} + G_7^2 + G_4^2$, $c_{11} = S_{12} + G_8^2 + G_5^2$, $c_{12} = S_{13} + T_{11} + G_6^2$. In the above

coefficients, the 2-terms groups are given by the expressions [15] $G_0^2 = (T_2 + T_{11})$, $G_1^2 = (T_3 + T_4)$, $G_2^2 = (T_4 + T_5)$, $G_3^2 = (T_5 + T_6)$, $G_4^2 = (T_6 + T_7)$, $G_5^2 = (T_7 + T_8)$, $G_6^2 = (T_8 + T_9)$, $G_7^2 = (T_9 + T_{10})$, $G_8^2 = (T_{10} + T_{11})$, the 3-terms groups are given by $G_0^3 = (T_0 + G_7^2)$, $G_1^3 = (T_1 + G_8^2)$, $G_2^3 = (T_3 + G_0^2)$, the 5-terms group is $G_0^5 = (G_0^2 + G_1^3)$, and the 6-terms group is $G_0^6 = (G_0^3 + G_1^3)$. The coefficients of this multiplier are given in Table 1, where a c_i coordinate is the sum of the S_i and T_p terms in the i th row. In Table 1, the above G_i^j groups are not represented and only individual terms T_k are shown. It can also be observed that there are several T_i terms that are cancelled in some rows.

3.2 New General Expressions for the Multiplier

In a similar way to that seen in the previous example, the coordinates of the product $C = A \cdot B$ in PB for general type I pentanomials $f(y) = y^m + y^{n+1} + y^n + y + 1$, with $2 \leq n < \lfloor m/2 \rfloor - 1$, are given in Table 2, where $z = m - n$. From the table, it can be observed that several T_i terms are cancelled, therefore reducing the complexity of the multiplier.

The new general reduced expressions for the coordinates are also given in Table 3. In this table, the coefficients have been divided into eight sections (named from \textcircled{A} to \textcircled{H}), depending on the terms T_i involved and on the number of S_i and T_i terms in the sums for the coefficients. The number of terms in sections \textcircled{A} , \textcircled{B} , \textcircled{C} , \textcircled{D} , \textcircled{E} , \textcircled{F} , \textcircled{G} and \textcircled{H} is 4, 5, 4, 7, 7, 6, 5 and 4, respectively. It can be observed that coefficients in sections \textcircled{D} and \textcircled{E} present the maximum number of terms (seven). Furthermore, from equation (1), the term T_0 is given by the addition of $\eta - 1$ terms z_i^j and the term x_γ (if it exists), i.e., it performs the sum of the maximum number of z_i^j terms and therefore it presents the highest delay. From (1), the complexity of T_i terms decreases when subindex i increases, so the next most complex T_i term is T_1 . It must be noted that the coefficient c_{n+1} (in section \textcircled{E}) has the maximum number of terms (seven) and it includes the two most complex terms T_0 and T_1 in its sum. Therefore, c_{n+1} is the most complex coefficient and it will be used in following sections to determine the delay of the new multiplier.

4 NEW MULTIPLIER FOR TYPE I IRREDUCIBLE PENTANOMIALS

As shown in Table 3, the coefficients of the product $C = A \cdot B$ in PB can be computed as the addition of functions S_i and T_i that are given in (1) by sum of terms $x_k = (a_k b_k)$ and $z_i^j = (a_i b_j + a_j b_i)$. However, the monolithic construction of S_i and T_i terms can represent a problem if low-delay implementations are required. For example, for $GF(2^5)$, functions $T_1 = x_3 + z_4^2 = (a_3 b_3 + (a_2 b_4 + a_4 b_2))$ and $T_3 = x_4 = a_4 b_4$ are defined. The addition $T_1 + T_3 =$

TABLE 2
Coefficients c_i of the Product for Type I Pentanomial $f(y) = y^m + y^{n+1} + y^n + y + 1$ with $2 \leq n < \lfloor m/2 \rfloor - 1$

c_0	S_1	T_0	T_{z-1}			T_z							
c_1	S_2	T_1	T_z			T_{z+1}			T_0	T_{z-1}	T_z		
\vdots	\vdots	\vdots	\vdots			\vdots			\vdots	\vdots	\vdots		
c_{n-2}	S_{n-1}	T_{n-2}	T_{m-3}			T_{m-2}			T_{n-3}	T_{m-4}	T_{m-3}		
c_{n-1}	S_n	T_{n-1}	T_{m-2}						T_{n-2}	T_{m-3}	T_{m-2}		
c_n	S_{n+1}	T_n				T_0	T_{z-1}	T_z	T_{n-1}	T_{m-2}			
c_{n+1}	S_{n+2}	T_{n+1}	T_0	T_{z-1}	T_z	T_1	T_z	T_{z+1}	T_n				
\vdots	\vdots	\vdots	\vdots	\vdots	\vdots	\vdots	\vdots	\vdots	\vdots				
c_{2n-2}	S_{2n-1}	T_{2n-2}	T_{n-3}	T_{m-4}	T_{m-3}	T_{n-2}	T_{m-3}	T_{m-2}	T_{2n-3}				
c_{2n-1}	S_{2n}	T_{2n-1}	T_{n-2}	T_{m-3}	T_{m-2}	T_{n-1}	T_{m-2}		T_{2n-2}				
c_{2n}	S_{2n+1}	T_{2n}	T_{n-1}	T_{m-2}		T_n			T_{2n-1}				
c_{2n+1}	S_{2n+2}	T_{2n+1}	T_n			T_{n+1}			T_{2n}				
\vdots	\vdots	\vdots	\vdots			\vdots			\vdots				
c_{m-2}	S_{m-1}	T_{m-2}	T_{z-3}			T_{z-2}			T_{m-3}				
c_{m-1}	S_m		T_{z-2}			T_{z-1}			T_{m-2}				

TABLE 3
New Reduced Expressions for the Coefficients of the Product

$c_0 = \mathbf{S}_1 + \mathbf{T}_0 + \mathbf{T}_{z-1} + \mathbf{T}_z;$	(A)
if $n \geq 3$, for $i = 1 \dots n - 2$:	(B)
$c_i = \mathbf{S}_{i+1} + \mathbf{T}_{i-1} + \mathbf{T}_i + \mathbf{T}_{z+(i-2)} + \mathbf{T}_{z+i};$	
$c_{n-1} = \mathbf{S}_n + \mathbf{T}_{n-2} + \mathbf{T}_{n-1} + \mathbf{T}_{m-3};$	(C)
$c_n = \mathbf{S}_{n+1} + \mathbf{T}_0 + \mathbf{T}_{n-1} + \mathbf{T}_n + \mathbf{T}_{z-1} + \mathbf{T}_z + \mathbf{T}_{m-2};$	(D)
if $n \geq 3$, for $i = n + 1 \dots 2n - 2$:	(E)
$c_i = \mathbf{S}_{i+1} + \mathbf{T}_{i-(n+1)} + \mathbf{T}_{i-n} + \mathbf{T}_{i-1} + \mathbf{T}_i + \mathbf{T}_{i+z-(n+2)} + \mathbf{T}_{i+z-n};$	
$c_{2n-1} = \mathbf{S}_{2n} + \mathbf{T}_{n-2} + \mathbf{T}_{n-1} + \mathbf{T}_{2n-2} + \mathbf{T}_{2n-1} + \mathbf{T}_{m-3};$	
$c_{2n} = \mathbf{S}_{2n+1} + \mathbf{T}_{n-1} + \mathbf{T}_n + \mathbf{T}_{2n-1} + \mathbf{T}_{2n} + \mathbf{T}_{m-2};$	(F)
if $m \geq 2n + 3$, for $i = 2n + 1 \dots m - 2$:	(G)
$c_i = \mathbf{S}_{i+1} + \mathbf{T}_{i-(n+1)} + \mathbf{T}_{i-n} + \mathbf{T}_{i-1} + \mathbf{T}_i;$	
$c_{m-1} = \mathbf{S}_m + \mathbf{T}_{z-2} + \mathbf{T}_{z-1} + \mathbf{T}_{m-2};$	(H)

180 $((a_3b_3 + (a_2b_4 + a_4b_2)) + a_4b_4)$, where terms in brackets indicate
 181 that they must be added previously to the XOR with the other
 182 terms, results in a 3-level binary tree of 2-input XOR gates. How-
 183 ever, the addition $\mathbf{T}_1 + \mathbf{T}_3$ involves the XOR of four product terms.
 184 This sum could be implemented with a 2-level complete binary
 185 tree of XOR gates if the additions could be done in a separate way,
 186 i.e., if the product a_3b_3 could be first XORed with the term a_4b_4 and
 187 then perform the XOR with $(a_2b_4 + a_4b_2)$ in the form $\mathbf{T}_1 + \mathbf{T}_3 =$
 188 $((a_3b_3 + a_4b_4) + (a_2b_4 + a_4b_2))$.

189 In [16], a new approach was given by considering the functions
 190 \mathbf{S}_i and \mathbf{T}_i as an addition of \mathbf{S}_i^j and \mathbf{T}_i^j terms, respectively, in such a
 191 way that $\mathbf{S}_i = s_\rho^i \mathbf{S}_i^\rho + \dots + s_0^i \mathbf{S}_i^0$ and $\mathbf{T}_i = t_\rho^i \mathbf{T}_i^\rho + \dots + t_0^i \mathbf{T}_i^0$ for
 192 $GF(2^m)$, with $s_j^i, t_j^i \in GF(2)$ and $\rho = \lfloor \log_2 m \rfloor$. The initial terms \mathbf{S}_i^j
 193 and \mathbf{T}_i^j represent the sum of 2^j products $a_k b_l$, so they can be imple-
 194 mented as j -level complete binary trees of 2-input XOR gates. The
 195 addition of two terms \mathbf{S}_i^j and \mathbf{T}_i^j with the same superscript j results
 196 in a new 2-input XOR in level $j + 1$ that represents a $(j + 1)$ -level
 197 binary tree. If the sum of \mathbf{S}_i and \mathbf{T}_i functions is done grouping the
 198 additions of terms with the same j -level \mathbf{S}_i^j and \mathbf{T}_i^j , starting with
 199 lower levels, then the number of XOR levels needed to compute
 200 the coefficients of the product can be reduced. The 0-level initial
 201 terms \mathbf{S}_i^0 and \mathbf{T}_i^0 should be first added in pairs to give rise to a new
 202 XOR in level 1, that in turn should be XORed with other 1-level
 203 term to give rise to a new 2-level binary tree and so on. If there is
 204 only one j -level term (or there is an unpaired j -level term), then it
 205 should be XORed with a $(j + 1)$ -level term in order to have a new
 206 $(j + 2)$ -level tree.

207 It can be noted that vectors $(s_\rho^i, \dots, s_0^i)_2$ and $(t_\rho^i, \dots, t_0^i)_2$ are given
 208 by the binary representations of the subindex i for \mathbf{S}_i and of the
 209 value $m - 1 - i$ for \mathbf{T}_i , respectively [16]. Furthermore, common
 210 terms appearing in several coefficients can be shared in order to
 211 reduce the number of XORs. These common terms correspond to
 212 the sums $(\mathbf{S}_i + \mathbf{S}_{i+1})$ and $(\mathbf{T}_i + \mathbf{T}_{i+1})$ that involve the additions
 213 $(\mathbf{S}_i^j + \mathbf{S}_{i+1}^j)$ and $(\mathbf{T}_i^j + \mathbf{T}_{i+1}^j)$, respectively, for different levels l deter-
 214 mined by the binary representations of i (for \mathbf{S}_i) and $m - 1 - i$ (for
 215 \mathbf{T}_i). The notation $\mathbf{T}_{i,j}^{l+1} = (\mathbf{T}_i^j + \mathbf{T}_{i+1}^j)$ and $\mathbf{ST}_{i,j}^{l+1} = (\mathbf{S}_i^j + \mathbf{T}_i^j)$ can be used
 216 to represent the addition of two terms in level l to yield a new term
 217 in level $l + 1$. From Table 3, it can be observed that only common
 218 additions $(\mathbf{T}_i + \mathbf{T}_{i+1})$ can be found (with $i = 0, \dots, m - 4$ for even m ,
 219 and with $i = 0, \dots, m - 4$ for odd m) [16]. The following algorithm
 220 for multiplication using the above approach was given in [16]:

- 221 1) Compute \mathbf{S}_i^j and \mathbf{T}_i^j terms using (1).
- 222 2) For each level $l = 0 \dots \rho$, create common terms $\mathbf{T}_{i,i+1}^{l+1}$.
- 223 3) For each coefficient of the multiplier:
 - 224 a) For each level $l = 0 \dots \rho$:
 - 225 * Share common terms $\mathbf{T}_{i,i+1}^{l+1}$.
 - 226 * Sum \mathbf{U}_l^j terms in pairs to create \mathbf{U}_l^{j+1} terms.
 - 227 * If \exists a non-paired \mathbf{U}_l^j term, consider it as \mathbf{U}_l^{j+1} .

TABLE 4
 \mathbf{S}_i and \mathbf{T}_i Functions for $GF(2^{13})$

	2^3	2^2	2^1	2^0	binary
\mathbf{S}_1				x_0	0001
\mathbf{T}_{11}				x_{12}	
\mathbf{S}_2			z_0^1		0010
\mathbf{T}_{10}			z_{11}^{12}		
\mathbf{S}_3			z_0^2	x_1	0011
\mathbf{T}_9			z_{10}^{12}	x_{11}	
\mathbf{S}_4		$(z_0^3 + z_1^2)$			0100
\mathbf{T}_8		$(z_1^{12} + z_{10}^{11})$			
\mathbf{S}_5		$(z_0^4 + z_3^3)$		x_2	0101
\mathbf{T}_7		$(z_8^{12} + z_9^{11})$		x_{10}	
\mathbf{S}_6		$(z_4^4 + z_2^3)$	z_0^5		0110
\mathbf{T}_6		$(z_8^{11} + z_9^{10})$	z_7^5		
\mathbf{S}_7		$(z_1^5 + z_2^4)$	z_0^6	x_3	0111
\mathbf{T}_5		$(z_7^{11} + z_8^{10})$	z_{12}^6	x_9	
\mathbf{S}_8	$(z_7^6 + z_1^5 + z_2^4 + z_3^3)$				1000
\mathbf{T}_4	$(z_5^{12} + z_6^{11} + z_7^{10} + z_8^9)$				
\mathbf{S}_9	$(z_0^8 + z_1^7 + z_2^6 + z_3^5)$			x_4	1001
\mathbf{T}_3	$(z_4^{12} + z_5^{11} + z_6^{10} + z_7^9)$			x_8	
\mathbf{S}_{10}	$(z_1^8 + z_2^7 + z_3^6 + z_4^5)$		z_0^9		1010
\mathbf{T}_2	$(z_4^{11} + z_5^{10} + z_6^9 + z_7^8)$		z_3^9		
\mathbf{S}_{11}	$(z_1^9 + z_2^8 + z_3^7 + z_4^6)$		z_0^{10}	x_5	1011
\mathbf{T}_1	$(z_3^{11} + z_4^{10} + z_5^9 + z_6^8)$		z_{12}^{10}	x_7	
\mathbf{S}_{12}	$(z_2^9 + z_3^8 + z_4^7 + z_5^6)$	$(z_0^{11} + z_1^{10})$			1100
\mathbf{T}_0	$(z_3^{10} + z_4^9 + z_5^8 + z_6^7)$	$(z_1^{12} + z_2^{11})$			
\mathbf{S}_{13}	$(z_2^{10} + z_3^9 + z_4^8 + z_5^7)$	$(z_0^{12} + z_1^{11})$		x_6	1101

- b) While the number of \mathbf{U}_l^j terms ≥ 2 :
 - * Sum \mathbf{U}_l^j terms in pairs to create \mathbf{U}_l^{j+1} terms.
 - * If \exists a non-paired \mathbf{U}_l^j term, consider it as \mathbf{U}_l^{j+1} .

where \mathbf{U}_l^j denotes \mathbf{T}_i^j , \mathbf{S}_i^j , $\mathbf{T}_{i,j}^j$, $\mathbf{S}_{i,j}^j$ or $\mathbf{ST}_{i,j}^j$ terms at level l . In the next
 section, the representation introduced in [16] is applied to the new
 reduced expressions given in Table 3 for the type I pentanomial multi-
 plier with $(m, n) = (13, 3)$.

4.1 Type I Pentanomial Multiplier for $(m, n) = (13, 3)$

Let us consider the product $C = A \cdot B$ in $GF(2^{13})$ generated by type
 I pentanomial $f(y) = y^{13} + y^4 + y^3 + y + 1$. Using equation (1), \mathbf{S}_i
 and \mathbf{T}_i functions are given in Table 4 where \mathbf{S}_i and \mathbf{T}_i are the XOR
 of the x_k and z_j^i terms given in their rows. In this table, the columns
 labeled as 2^0 , 2^1 , 2^2 and 2^3 represent the number of product terms
 involved in each column. For example, $\mathbf{S}_{11} = x_5 + z_0^{10} +$
 $(z_1^9 + z_2^8 + z_3^7 + z_4^6)$, where x_5 involves 1 = 2^0 product term (a_5b_5),
 the term z_0^{10} involves the XOR of 2 = 2^1 terms ($a_0b_{10} + a_{10}b_0$) and
 $(z_1^9 + z_2^8 + z_3^7 + z_4^6)$ is the sum of 8 = 2^3 product terms $((a_1b_9 +$
 $a_9b_1) + (a_2b_8 + a_8b_2) + (a_3b_7 + a_7b_3) + (a_4b_6 + a_6b_4))$. Term \mathbf{S}_{11} can
 then be represented by $\mathbf{S}_{11} = s_3^{11} \mathbf{S}_{11}^3 + s_2^{11} \mathbf{S}_{11}^2 + s_1^{11} \mathbf{S}_{11}^1 + s_0^{11} \mathbf{S}_{11}^0 =$
 $1 \cdot \mathbf{S}_{11}^3 + 0 \cdot \mathbf{S}_{11}^2 + 1 \cdot \mathbf{S}_{11}^1 + 1 \cdot \mathbf{S}_{11}^0$ where \mathbf{S}_{11}^3 , \mathbf{S}_{11}^2 , \mathbf{S}_{11}^1 and \mathbf{S}_{11}^0 stand for
 terms with 2^3 , 2^2 , 2^1 and 2^0 product terms, respectively. In this
 case, the not null terms $\mathbf{S}_{11}^0 = x_5$, $\mathbf{S}_{11}^1 = z_0^{10}$ and $\mathbf{S}_{11}^3 = (z_1^9 + z_2^8 +$
 $z_3^7 + z_4^6)$. It can be observed that the binary vector $(s_3^{11}, s_2^{11}, s_1^{11}, s_0^{11})_2$
 $= (1, 0, 1, 1)_2 = 11_{10}$. This representation is given in the column
 labeled binary in Table 4, where it can be observed that the binary
 vector $(s_3^i, s_2^i, s_1^i, s_0^i)_2$ for \mathbf{S}_i matches with the binary vector
 $(t_3^j, t_2^j, t_1^j, t_0^j)_2$ for \mathbf{T}_j , with $j = m - 1 - i$. For example, the term \mathbf{T}_1
 corresponds with the binary vector $(1011)_2$ that is the binary repre-
 sentation of the value $13 - 1 - 1 = 11$ (in this example with
 $m = 13$). This fact is represented in Table 4 including terms \mathbf{S}_i and
 \mathbf{T}_{m-1-i} in a row with the same binary representation.

The space complexity of the multiplier can be reduced if com-
 mon terms that appear in several coefficients are shared. In Table 4,
 consecutive \mathbf{S}_i and \mathbf{T}_i terms having \mathbf{S}_i^j and \mathbf{T}_i^j terms with the same

TABLE 5
Coefficients of the Product for $GF(2^{13})$

c_0	$S_1 + T_0 + T_9 + T_{10}$	$((ST_{1,9}^1 + T_0^2) + T_{9,10}^2) + T_0^3$;	(A)
c_1	$S_2 + T_0 + T_1 + T_9 + T_{11}$	$((S_2^2 + T_0^2) + T_0^3) + (((T_{1,9}^1 + T_1^1) + (T_9^1 + T_{11}^0)) + T_1^3)$;	(B)
c_2	$S_3 + T_1 + T_2 + T_{10}$	$((ST_{3,1}^3 + S_3^3) + (T_{1,2}^2 + T_{10}^1)) + T_{1,2}^4$;	(C)
c_3	$S_4 + T_0 + T_2 + T_3 + T_9 + T_{10} + T_{11}$	$(ST_{4,0}^3 + T_0^3) + (((T_{3,9}^1 + T_2^1) + T_{9,10}^2) + T_{2,3}^4)$;	(D)
c_4	$S_5 + T_0 + T_1 + T_3 + T_4 + T_9 + T_{11}$	$((ST_{5,1}^1 + T_1^1) + T_3^3) + (ST_{5,0}^3 + T_0^3) + ((T_{3,9}^1 + (T_9^1 + T_{11}^0)) + T_{3,4}^4)$;	(E)
c_5	$S_6 + T_1 + T_2 + T_4 + T_5 + T_{10}$	$((T_{1,5}^1 + S_6^1) + S_6^2) + T_{1,2}^2) + T_{1,2}^4) + ((T_{5,10}^2 + T_5^2) + T_4^3)$;	(F)
c_6	$S_7 + T_2 + T_3 + T_5 + T_6 + T_{11}$	$((ST_{7,2}^2 + S_7^2) + T_2^2) + (((ST_{7,3}^1 + T_{5,11}^1) + T_{5,6}^2) + T_3^3) + T_{5,6}^3$;	
c_7	$S_8 + T_3 + T_4 + T_6 + T_7$	$(S_8^3 + T_{3,4}^4) + ((T_{3,7}^1 + T_6^1) + T_6^2) + T_7^2$;	
c_8	$S_9 + T_4 + T_5 + T_7 + T_8$	$((ST_{9,5}^1 + T_5^1) + T_4^3) + S_9^3) + ((T_7^1 + T_5^1) + T_{7,8}^3)$;	
c_9	$S_{10} + T_5 + T_6 + T_8 + T_9$	$((S_{10}^1 + T_{5,6}^2) + S_{10}^3) + (((T_{5,9}^1 + T_9^1) + T_8^2) + T_{5,6}^3)$;	(G)
c_{10}	$S_{11} + T_6 + T_7 + T_9 + T_{10}$	$((S_{11}^0 + S_{11}^1) + T_6^2) + S_{11}^3) + (((T_{7,9}^1 + T_6^1) + T_7^2) + T_{9,10}^2)$;	
c_{11}	$S_{12} + T_7 + T_8 + T_{10} + T_{11}$	$((T_{7,11}^1 + T_{10}^1) + S_{12}^2) + T_{7,8}^3) + S_{12}^3$;	
c_{12}	$S_{13} + T_8 + T_9 + T_{11}$	$((S_{13}^0 + T_9^1) + T_{9,11}^1) + (ST_{13,8}^3 + S_{13}^3)$;	(H)

level j can be observed. For example, S_6 and S_7 have 1-level terms S_6^1 and S_7^1 and 2-level terms S_6^2 and S_7^2 . The same applies to T_5 and T_6 , with (T_5^1, T_5^2) and (T_6^1, T_6^2) terms, respectively. The sum $S_6 + S_7$ (and $T_5 + T_6$) then implies the additions $S_6^1 + S_7^1$ ($T_5^1 + T_6^1$) and $S_6^2 + S_7^2$ ($T_5^2 + T_6^2$) that give rise to 2-level and 3-level binary trees of XOR gates, respectively. Therefore, the groups $(S_6 + S_7)$ and $(T_5 + T_6)$ can reduce the complexity. The groups for this example are represented in Table 4 by shadowed cells with same color. The S groups are (S_2, S_3) , (S_4, S_5) , (S_6, S_7) , (S_8, S_9) , (S_{10}, S_{11}) and (S_{12}, S_{13}) , while that the T groups are (T_1, T_2) , (T_3, T_4) , (T_5, T_6) , (T_7, T_8) and (T_9, T_{10}) .

Using Tables 1 and 3, the coefficients of the product for this $GF(2^{13})$ multiplier are given in Table 5, where the previous T groups are shadowed. From Table 5, it can be observed that the group $(T_9 + T_{10})$ appears in three coefficients (c_0 , c_3 and c_{10}) while that $(T_1 + T_2)$, $(T_3 + T_4)$, $(T_5 + T_6)$ and $(T_7 + T_8)$ are found in two coefficients. Therefore, only one of each of these groups must be implemented. The number of T_i^j terms in each group determines the number of XOR gates that can be reduced. From Table 4, it can be observed that the group $(T_1 + T_2)$ involves the addition of the two terms $(T_1^1 + T_2^1)$ and $(T_1^3 + T_2^3)$, therefore requiring 2 XOR gates. Likewise, $(T_3 + T_4)$, $(T_5 + T_6)$, $(T_7 + T_8)$ and $(T_9 + T_{10})$ require 1, 2, 1, and 1 XOR gates, respectively. In addition, $(T_9 + T_{10})$ can be found in three different coefficients, so the number of XOR gates that can be reduced will be $2 \cdot 1 = 2$. Therefore, the number of XOR gates that can be reduced by sharing is $2 + 1 + 2 + 1 + 2 = 8$ XOR. General expressions for the computation of the number of XOR gates that can be reduced due to sharing of groups are given in Section 4.2. Using the algorithm for multiplication previously given [16] and using the S_i^j and T_i^j terms given in Table 4, the coefficients of the product are shown in the third column of Table 5. The precedence of the sums of terms in Table 5 is represented with parenthesis.

As stated in Section 3, coefficient c_{n+1} is the most complex one for Type I pentanomials. For $GF(2^{13})$, this coefficient corresponds with c_4 , which implementation is given in Fig. 1. Using Table 5, it requires the addition of 7 terms (including the most complex ones T_0 and T_1), so it determines the maximum delay of the multiplier. The initial S_i^j , T_i^j terms and the $ST_{i,j}^k$ terms given in Table 5 are represented in Fig. 1 by black and gray circles, respectively. For c_4 , the initial terms are $S_5 = S_5^0 + S_5^2$, $T_0 = T_0^2 + T_0^3$, $T_1 = T_1^0 + T_1^1 + T_1^3$, $T_3 = T_3^0 + T_3^3$, $T_4 = T_4^4$, $T_9 = T_9^0 + T_9^1$ and $T_{11} = T_{11}^0$, while that terms $ST_{5,1}^1 = S_5^0 + T_1^1$, $ST_{5,0}^3 = S_5^2 + T_0^3$, $T_{3,9}^1 = T_3^0 + T_9^0$ and $T_{3,4}^4 = T_3^3 + T_4^4$ are also represented. In Fig. 1, levels of XOR binary trees are represented by horizontal dashed lines and S_i and T_i


terms are represented by ellipses enclosing their S_i^j and T_i^j terms, respectively. Furthermore, a gray square in level l represents a non-paired term in level $l - 1$ that must be considered as l -level term in order to be XORed with another term in level l (for example, the non-paired term T_{11}^0 is considered as a 1-level term to sum it with T_9^1). The sharing group $T_{3,4}^4$ are also represented in the figure with a double gray circle.

Time complexity of this $GF(2^{13})$ multiplier can be computed taking into account that the most complex coefficient c_4 requires a 6-level binary XOR tree, so the delay is given by $T_A + 6T_X$. The T_A delay corresponds to the 0-level $a_i b_j$ products of the coefficients of A and B . For area complexity, the number of 2-input AND and XOR gates must be computed. The number of AND gates is given by the products $a_i b_j$, with $i, j \in [0, m - 1]$, and for $GF(2^m)$ multipliers is m^2 [16]. Therefore, the number of AND gates is 169 for the $GF(2^{13})$ multiplier. The number of XOR gates can be computed as the sum of XOR gates in the initial S_i^j and T_i^j terms (as given in Table 4) plus the number of new XOR gates generated in the coefficients (as given in Table 5) minus the number of XOR gates due to shared groups. The S_i^j and T_i^j terms perform the XOR of 2^j product terms, so the number of XORs is $2^j - 1$. In this example, there are 7 S_0^1 terms and 6 S_1^1 , S_2^1 and S_3^1 terms, so the number of XOR gates in the initial S_i^j terms will be $7 \cdot (2^0 - 1) + 6 \cdot (2^1 - 1) + 6 \cdot (2^2 - 1) + 6 \cdot (2^3 - 1) = 66$ XOR. There are also 6 T_0^1 and T_1^1 terms and 5 T_2^1 and T_3^1 terms, so the number of XORs in the initial T_i^j terms is $6 \cdot (2^0 - 1) + 6 \cdot (2^1 - 1) + 5 \cdot (2^2 - 1) + 5 \cdot (2^3 - 1) = 56$ XOR. The number of new XORs generated in the coefficients due to the addition of S_i^j and T_i^j terms is found to be 110 (see Table 5). The number of XORs due to the shared groups were previously computed (8 XOR). Therefore, the total number of XOR gates of this multiplier is $66 + 56 + 110 - 8 = 224$ XOR.

4.2 Complexity Analysis of the New Multiplier

4.2.1 Time Complexity

In Section 3.2 was found that c_{n+1} is the most complex coefficient, so it is used to determine the delay of the new multiplier. To do that, the complexity of S_i and T_i terms must be determined. As shown in Section 4.1, the number of initial terms S_i^j and T_i^j are given by the binary representations of the subindex i for S_i and by the value $m - 1 - i$ for T_i , respectively [16]. Therefore, the equivalence (only in relation to the number of terms) $T_i \equiv S_{m-1-i}$ can be used to determine the number of T_i^j terms in T_i . This equivalence determines that, for c_{n+1} , $T_0 \equiv S_{m-1}$, $T_1 \equiv S_{m-2}$, $T_n \equiv S_{z-1}$, $T_{n+1} \equiv S_{z-2}$, $T_{z-1} \equiv S_n$ and $T_{z+1} \equiv S_{n-2}$, where $z = m - n$, so


 Fig. 1. Implementation of coefficient c_4 for $GF(2^{13})$.

$c_{n+1} \equiv S_{n+2} + S_{m-1} + S_{m-2} + S_{z-1} + S_{z-2} + S_n + S_{n-2}$. In order to determine the binary representation of these subindexes, the expression $q = \sum_{i=0}^{\lfloor \log_2 q \rfloor} (\lfloor q/2^i \rfloor \bmod 2) \cdot 2^i$ giving the binary configuration of a number q can be used [16]. The value $\lfloor q/2^i \rfloor \bmod 2$ determines if the binary representation of q has a 1 in the position with weight 2^i , representing that S_q, T_{m-1-q} have a term S_q^i, T_{m-1-q}^i that is the addition of 2^i product terms and that is implemented with a binary XOR tree of depth i . The depth of the binary XOR tree implementing c_{n+1} can be determined by first computing the total number of terms in $\lfloor \log_2 m \rfloor$ -level. The initial levels are 0, 1, ..., $\lfloor \log_2 m \rfloor$. For a given level i , the number of new XOR terms created in level $i+1$ due to the sum in pairs of i -level terms is $\lceil M_i/2 \rceil$, where M_i denotes the number of terms in level i . For instance, in Fig. 1 there are five 0-level terms ($S_5^0, T_1^0, T_3^0, T_9^0, T_{11}^0$) and their sum results in the three 1-level terms $ST_{5,1}^1, T_1^1$ and T_{11}^1 (considered as 1-level term to be XORed to T_9^1). The number of initial terms S_j^i and T_j^i in level j , denoted as $\mu_{j,i}$ is given by the binary representations of the subindexes of the S_j terms included in $c_{n+1} \equiv S_{n+2} + S_{m-1} + S_{m-2} + S_{z-1} + S_{z-2} + S_n + S_{n-2}$. Denoting $q_j^* = \lfloor q/2^j \rfloor \bmod 2$, then μ_j can be computed as [16] $\mu_j = (m-1)_j^* + (m-2)_j^* + (z-1)_j^* + (z-2)_j^* + (n+2)_j^* + n_j^* + (n-2)_j^*$. Using this expression, the number of initial terms for the most complex coefficient c_4 given in Section 4.1 can be computed. The number of initial terms in level 3, for example, will be $\mu_3 = (12)_3^* + (11)_3^* + (9)_3^* + (8)_3^* + (5)_3^* + (3)_3^* + (1)_3^* = 1 + 1 + 1 + 1 + 0 + 0 + 0 = 4$ corresponding to $T_0^3 \equiv S_{12}^3, T_1^3 \equiv S_{11}^3, T_3^3 \equiv S_9^3, T_4^3 \equiv S_8^3$ (black circles in Fig. 1).

The total number of terms $M_{\lfloor \log_2 m \rfloor}$ in the $\lfloor \log_2 m \rfloor$ -level is the addition of initial terms $\mu_{\lfloor \log_2 m \rfloor}$ plus the terms in that level created by the XOR of terms in lower levels. Using the property of modulo operation $\lceil q \rceil + n = \lceil q+n \rceil$, with n integer, and having into account that the total number of terms in level i is $M_i = \mu_i + \lceil \mu_{i-1}/2 \rceil$, then it can be proved [16] that the terms created in level $\lfloor \log_2 m \rfloor$ due to the addition in pairs of terms in level $\lfloor \log_2 m \rfloor - 1$ is $\lceil (\sum_{i=0}^{\lfloor \log_2 m \rfloor - 1} 2^i \mu_i) / 2^{\lfloor \log_2 m \rfloor} \rceil$. Therefore, the total number of terms in $\lfloor \log_2 m \rfloor$ -level will be the sum of $\mu_{\lfloor \log_2 m \rfloor}$ plus the above expression, i.e., $M_{\lfloor \log_2 m \rfloor} = \lceil (\sum_{i=0}^{\lfloor \log_2 m \rfloor} 2^i \mu_i) / 2^{\lfloor \log_2 m \rfloor} \rceil$. In order to compute this expression, the number μ_j of initial terms in level j should be known. This number was previously given for c_{n+1} . Using the fact that \bmod operator is defined by $x \bmod y = x - y \lfloor x/y \rfloor$, for real x, y ($y \neq 0$), then $q_j^* = \lfloor q/2^j \rfloor - 2 \cdot \lfloor \lfloor q/2^j \rfloor / 2 \rfloor = \lfloor q/2^j \rfloor - 2 \cdot \lfloor q/2^{j+1} \rfloor$. Therefore, it can be proved that [16]

$$M_{\lfloor \log_2 m \rfloor} = \left\lceil \frac{4m + n - 6}{2^{\lfloor \log_2 m \rfloor}} \right\rceil. \quad (2)$$

The number of XOR levels needed to compute the coefficient c_{n+1} will be $\lfloor \log_2 m \rfloor + \lceil \log_2 M_{\lfloor \log_2 m \rfloor} \rceil$, so the highest delay of the multiplier based on type I pentanomials is

$$T_A + \left(\lfloor \log_2 m \rfloor + \left\lceil \log_2 \left\lceil \frac{4m + n - 6}{2^{\lfloor \log_2 m \rfloor}} \right\rceil \right\rceil \right) T_X. \quad (3)$$

4.2.2 Area Complexity

From (1), the number of AND gates in S_i and T_i are i and $m-i-1$, respectively. Therefore, the total number of AND gates of the multiplier is m^2 . In order to compute the number of XOR gates of the multiplier, the number of XORs ① given by S_i and T_i must be determined. From (1), these values are $i-1$ and $m-i-1$, respectively, and therefore ① is $(m-1)^2$. The number ② of XOR gates used for the addition of S_i and T_i terms in the product coefficients of Table 3 must also be computed. Functions S_i appear only once in Table 3 while T_i terms appear several times. Therefore, the number of XORs in (1) determines the XORs of S_i^j and T_i^j terms, the XORs used for the addition of all S_i^j terms of S_i and the XORs given in one sum of T_i^j terms of T_i . If a term T_i appears p_i times in Table 3, then the other $p_i - 1$ occurrences are taken into account determining the number Θ_i of XORs needed for the addition of the T_i^j terms and multiplying it by $p_i - 1$. Therefore, the XOR gates ③ given by $\sum_{i=0}^{m-2} (p_i - 1) \cdot \Theta_i$ must also be computed. Finally, the number ④ of XORs given by shared groups (T_i, T_j) should also be determined. The total number of XOR gates of the multiplier will then be ① + ② + ③ - ④ [16]. In Appendix the following values have been computed:

- The number ② of XORs needed for the sum of S_i and T_i terms in product coefficients is $4m + 2n - 3$.
- The number ③ of XOR gates can be given as $\sum_{i=0}^{m-2} (p_i - 1) \cdot \Theta_i = 3 \cdot \Upsilon_{m-1} + 2 \cdot \Upsilon_n + \Psi_n$. In this expression, the number of XOR gates Ψ_n needed for the sum of the S_n^i terms of S_n is $\Psi_n = H_n - 1$ [16], where H_n is the Hamming Weight of n , and $\Upsilon_h = \sum_{i=1}^h \Psi_i = \sum_{i=1}^h H_i - h$.
- The number ④ of XOR gates given by shared groups (T_i, T_j) in the product coefficients is $(\sum_{i=\kappa, \kappa+2, \dots}^i H_i) + H_{n-1}^{\dagger} = \Delta_n + H^{\dagger}$, where $\kappa = 2 \lfloor n/2 \rfloor$, $\iota = (m-2)$ for even m and $(m-3)$ for odd m , and \dagger represents that H only appears for odd n .

Therefore, the number of XOR gates of the multiplier given by ① + ② + ③ - ④ will be

$$m^2 - m + 3\Sigma_{m-1} + 2\Sigma_n + H_n - \Delta_n - H^{\dagger}, \quad (4)$$

where $\Sigma_h = \sum_{i=1}^h H_i$. Using (4), for the example given in Section 4.1 with $m = 13, n = 3$, the values $\Sigma_{12} = 22, \Sigma_3 = 4, H_3 = 2, \Delta_3 = 7$ and $H_2 = 1$. Applying these values to equation (4) we obtain $169 - 13 + 3 \cdot 22 + 2 \cdot 4 + 2 - 7 - 1 = 224$ XOR gates, matching the result given in Section 4.1.

5 COMPARISON WITH OTHER MULTIPLIERS

In Table 6 theoretical complexities of the multiplier here proposed are compared with the best results known to date for bit-parallel PB multipliers over $GF(2^m)$ generated by type I irreducible pentanomials. Simulations done with Maple have proven that the delay of our multiplier is less than or equal to the best delay given in [11] and [15], i.e., $\lfloor \log_2 m \rfloor + \lceil \log_2 \lceil (4m + n - 6) / 2^{\lfloor \log_2 m \rfloor} \rceil \rceil \leq 3 + \lceil \log_2 (m - 1) \rceil$. From these results, it was found that for the 807 different values of the field size $m \in [8, 1000]$ for which a type I pentanomial exists, the proposed multiplier has the smallest delay in 762 different values of m . Furthermore, among the 1974 (m, n) combinations with $m \in [8, 1000]$ for which type I pentanomials exist, there are 187 and 1787 different pairs (m, n) for which the proposed multiplier has equal and less delay, respectively, than the multipliers given in [11]

TABLE 6
Complexities of Bit-Parallel PB Multipliers for Type I Pentanomial $f(y) = y^m + y^{n+1} + y^n + y + 1$

	#AND	#XOR	Delay
[13]	m^2	$m^2 + 2m - 3$	$T_A + (6 + \lceil \log_2 m \rceil)T_X$
[18]	$\frac{3m^2+2m-1}{4}$	$\frac{3m^2+24m+8n+\delta}{4}$	$T_A + (3 + \lceil \log_2(m+1) \rceil)T_X$
[14]	m^2	$m^2 + m + 2n$	$T_A + (3 + \lceil \log_2(m) \rceil)T_X$
[11]	m^2	$m^2 + m$	$T_A + (3 + \lceil \log_2(m-1) \rceil)T_X$
[15]	m^2	$m^2 + m - 1$	$T_A + (3 + \lceil \log_2(m-1) \rceil)T_X$
This work	m^2	$m^2 - m + 3\sum_{m-1} + 2\sum_n + H_n - \Delta_n - H^\dagger$	$T_A + \left(\lceil \log_2 m \rceil + \left\lceil \log_2 \left\lfloor \frac{4m+n-6}{2^{\lfloor \log_2 m \rfloor}} \right\rfloor \right\rceil \right) T_X$

$\delta = 21$ (odd n), 17 (even n). $\dagger =$ term included for odd n .

and [15]. With respect to area complexity, the proposed multiplier presents equal number of AND gates (except for [18]) and a higher number of XOR gates. This increased number is due to the splitting of functions S_i and T_i into S_i^1 and T_i^1 terms, respectively. In Table 7 the complexities of bit-parallel PB multipliers for NIST recommended $GF(2^m)$, with $m \in \{163, 233, 283\}$, for which type I irreducible pentanomials exist are presented. It can be observed that the multiplier here proposed presents the lowest delay among the different analyzed methods. These reductions range from 8.3 percent for $GF(2^{283})$ to 9.1 percent for $GF(2^{163})$ and $GF(2^{233})$ with respect to the best delays found in the literature.

6 HARDWARE IMPLEMENTATIONS

In order to further compare the new approach with other similar methods, bit-parallel $GF(2^m)$ PB multipliers based on type I irreducible pentanomials have been described in VHDL, synthesized and implemented on Xilinx FPGA Artix-7 XC7A200T-FFG1156. Experimental results are those reported by Xilinx ISE 14.7 using XST synthesizer. Furthermore, same pin assignments and speed high optimizations have been part of the design methodology. Experimental post-place and route results are given in Table 8 for multipliers based on type I irreducible pentanomials for SECG [20] recommended finite fields $GF(2^m)$, with $(m, n) = (113, 8), (113, 24), (113, 40), (131, 59)$, and for NIST (163, 59). Area complexity is expressed in Table 8 in terms of the used number of LUTs and Slices, and time results (in nanoseconds) represent the minimum time needed for performing one $GF(2^m)$ multiplication. The $A \times T$ metrics express area by time delay in $Slices \times ns$ in order to compare the area and delay (less is better). From the experimental results, it can be observed that the new multiplier here proposed exhibits the lowest

delay among the different methods. Moreover, the new approach presents the best $Area \times Time$ values in three of the five implemented multipliers, therefore also showing a restrained area usage in comparison with other methods.

7 CONCLUSION

In this paper, a new fast bit-parallel $GF(2^m)$ polynomial basis multiplier for type I irreducible pentanomials has been presented. Efficient implementations of high-speed multipliers over binary extension fields are highly desirable for several important applications. Furthermore, type I irreducible pentanomials are abundant and they are used in applications such as the AES. In this work, explicit expressions for the coordinates of the proposed multiplier are given. These expressions are implemented as the addition in pairs of binary trees of XOR gates with the same depth, leading to a reduction of delay. Moreover, the use of binary trees can minimize power consumption in comparison to the use of linear arrays of XOR gates. A detailed multiplication example has been also given. Theoretical complexity analysis has shown that the proposed multiplier presents the lowest delay among the best results known to date for similar

TABLE 8
Comparison of Hardware Implementations for $GF(2^m)$ Multipliers

	LUTs	Slices	Time(ns)	$A \times T$	(m, n)
[10]	5,554	2,882	24.74	71300.68	
[19]	5,515	2,851	23.18	66086.18	
[14]	5,434	2,718	22.89	62215.02	(113, 8)
[11]	5,427	2,571	21.23	54582.33	SECG
[15]	5,735	2,446	21.33	52173.18	
This work	5,501	2,354	20.56	48398.24	
[10]	5,529	2,727	21.99	59966.73	
[19]	5,528	2,824	22.24	62805.76	
[14]	5,436	2,406	21.32	51295.92	(113, 24)
[11]	5,435	2,546	22.15	56393.90	SECG
[15]	5,653	2,363	20.79	49126.77	
This work	5,460	2,466	20.34	50158.44	
[10]	5,533	2,662	22.10	58830.20	
[19]	5,524	2,746	22.60	62059.60	
[14]	5,455	2,488	21.13	52571.44	(113, 40)
[11]	5,431	2,508	21.15	53044.20	SECG
[15]	5,548	2,571	21.33	54839.43	
This work	5,481	2,459	20.37	50089.83	
[10]	7,423	2,743	23.07	63281.01	
[19]	7,383	2,671	23.76	63462.96	
[14]	7,308	2,168	20.95	45419.60	(131, 59)
[11]	7,286	2,287	22.96	52509.52	SECG
[15]	7,392	2,318	20.86	48353.48	
This work	7,341	2,185	20.33	44421.05	
[10]	11,412	3,852	24.29	93565.08	
[19]	11,364	4,060	24.19	98211.40	
[14]	11,290	3,664	21.79	79838.56	(163, 59)
[11]	11,304	3,730	22.62	84372.60	NIST
[15]	11,471	3,209	22.78	73101.02	
This work	11,320	3,532	21.33	75337.56	

TABLE 7
Complexities of Bit-Parallel PB Multipliers Using Type I Pentanomials for Three Recommended NIST Fields

	#AND	#XOR	Delay	(m, n)
[13]	26,569	26,892	$T_A + 14T_X$	
[18]	20,008	21,028	$T_A + 11T_X$	
[14]	26,569	26,850	$T_A + 11T_X$	(163, 59)
[11]	26,569	26,732	$T_A + 11T_X$	
[15]	26,569	26,731	$T_A + 11T_X$	
This work	26,569	28,280	$T_A + 10T_X$	
[13]	54,289	54,752	$T_A + 14T_X$	
[18]	40,833	42,170	$T_A + 11T_X$	
[14]	54,289	54,572	$T_A + 11T_X$	(233, 25)
[11]	54,289	54,522	$T_A + 11T_X$	
[15]	54,289	54,521	$T_A + 11T_X$	
This work	54,289	56,471	$T_A + 10T_X$	
[13]	80,089	80,652	$T_A + 15T_X$	
[18]	60,208	61,888	$T_A + 12T_X$	
[14]	80,089	80,490	$T_A + 12T_X$	(283, 59)
[11]	80,089	80,372	$T_A + 12T_X$	
[15]	80,089	80,371	$T_A + 12T_X$	
This work	80,089	83,068	$T_A + 11T_X$	

multipliers based on this type of irreducible pentanomials. Simulation results have proven that for the 1,974 (m, n) combinations, with $m \in [8, 1000]$ and $2 \leq n \leq \lfloor m/2 \rfloor - 1$, for which type I irreducible pentanomials exist, there are 187 and 1,787 different pairs (m, n) for which the proposed multiplier has equal and less delay, respectively, than the best results found in the literature. Furthermore, for NIST recommended finite fields $GF(2^m)$ with $(m, n) = (163, 59)$, $(233, 25)$ and $(283, 59)$, the multiplier here proposed presents a reduction of the delay ranging from 8.3 to 9.1 percent with respect to the best results known to date. In order to prove the theoretical complexities, hardware implementations over Xilinx FPGAs have also been performed. NIST and SECG $GF(2^m)$ multipliers have been described in VHDL and post-place and route implementation results in Artix-7 have been reported. Experimental results have shown that the proposed multiplier exhibits the lowest delay with a balanced $Area \times Time$ complexity when compared with similar multipliers.

APPENDIX

AREA COMPLEXITY

In order to determine the number of XOR gates of the multiplier, the quantities ②, ③ and ④ must be computed.

The coefficients in Table 3 have been divided into eight sections. The number of S_i and T_i terms in each section was given in Section 3.2. The XOR gates in the product coefficients are the following: 3 in section ①; $4(n-2)$ in ②; 3 and 6 in ③ and ④, respectively; $6(n-2)$ in ⑤; 10 in ⑥; $4(m-2n-2)$ in ⑦ and finally 3 in ⑧. Therefore, the number ② of XOR gates needed for the addition of S_i and T_i terms in the product coefficients is $4m + 2n - 3$.

The number p_i of times each T_i appears in Table 3 must be determined to compute the number ③ of XOR gates. There are $z-1$ terms (T_0, \dots, T_{z-2}) that appear 4 times, $n-2$ terms $(T_{z+1}, \dots, T_{m-2})$ that appear 6 times and T_{z-1} appears 7 times. One occurrence of T_i terms are already included in ①, so the number of XORs due to the above terms appearing 3, 5 and 6 times, respectively, must be determined. If we define $\Phi_{a,b} = \sum_{i=a}^b \Theta_i$, where Θ_i is the number of XORs needed for the sum of the T_i terms for T_i , then the number ③ of XORs is $\sum_{i=0}^{m-2} (p_i - 1) \cdot \Theta_i = 3 \cdot \Phi_{0,m-2} + 2 \cdot \Phi_{z-1,m-2} + \Theta_{z-1}$. Using the equivalence $T_i \equiv S_{m-1-i}$ and denoting $\Upsilon_h = \sum_{i=1}^h \Psi_i$, then ③ can be computed as $\sum_{i=0}^{m-2} (p_i - 1) \cdot \Theta_i = 3 \cdot \Upsilon_{m-1} + 2 \cdot \Upsilon_n + \Psi_n$. The XORs Ψ_i needed for the addition of S_i^j terms in S_i can be determined using the number of 1's in the binary configuration of i [16]. For example, S_{11} in Table 4 can be written as $S_{11} = S_{11}^3 + S_{11}^1 + S_{11}^0$ and therefore 2 XORs are needed to perform the additions of S_{11}^j terms. Binary configuration of subindex 11 is $(1, 0, 1, 1)_2$, with three 1's, so the number of XOR gates Ψ_{11} will be its Hamming Weight H_{11} minus 1. Therefore, $\Psi_i = H_i - 1$ and $\Upsilon_h = \sum_{i=1}^h \Psi_i = \sum_{i=1}^h H_i - h$.

Table 3 is used to compute the number of XOR gates given by shared groups (T_i, T_j) . It can be found that for even n , there are $\lfloor z/2 \rfloor$ groups (T_i, T_{i+1}) , $i \in [0, z-2]$ for even m and $i \in [1, z-2]$ for odd m , that appear in two coefficients. For odd n , the group (T_{z-1}, T_z) appears in three coefficients while that $\lfloor z/2 \rfloor - 1$ groups (T_i, T_{i+1}) , $i \in [0, z-3]$ for even m and $i \in [1, z-3]$ for odd m , appear in two coefficients. For these groups, the term with highest subindex gives the XORs to be shared [16]. The XORs represented by the above groups are therefore given by the Hamming Weight of binary representation of the lowest subindex i of S_i for each group. The quantities to be computed are $(H_n + H_{n+2} + \dots + H_{m-2})$ for even n and m , $(H_n + H_{n+2} + \dots + H_{m-3})$ for even n and odd m , $(H_{n-1} + H_{n+1} + \dots + H_{m-2}) + H_{n-1}$ for odd n and even m , and $(H_{n-1} + H_{n+1} + \dots + H_{m-3}) + H_{n-1}$ for odd n and m . Therefore the number ④ of XORs given by the shared groups will be $(\sum_{i=\kappa, \kappa+2, \dots}^i H_i) + H_{n-1}^\dagger = \Delta_n + H^\dagger$, where $\kappa = 2\lfloor n/2 \rfloor$, $\iota = (m-2)$ for even m and $(m-3)$ for odd m , and \dagger represents that H only appears for odd n .

ACKNOWLEDGMENTS

This work has been supported by the EU (FEDER) and the Spanish MINECO, under grants TIN 2015-65277-R and TIN2012-32180.

REFERENCES

- J. Lin, J. Sha, Z. Wang, and L. Li, "Efficient decoder design for nonbinary quasicyclic LDPC codes," *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 57, no. 5, pp. 1071–1082, May 2010.
- K. Kobayashi and N. Takagi, "A combined circuit for multiplication and inversion in $GF(2^m)$," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 55, no. 11, pp. 1144–1148, Nov. 2008.
- B. Sunar and Ç.K. Koç, "Mastrovito multiplier for all trinomials," *IEEE Trans. Comput.*, vol. 48, no. 5, pp. 522–527, May 1999.
- H. Wu, "Bit-parallel finite field multiplier and squarer using polynomial basis," *IEEE Trans. Comput.*, vol. 51, no. 7, pp. 750–758, Jul. 2002.
- H. Fan, "A chinese remainder theorem approach to bit-parallel $GF(2^m)$ polynomial basis multipliers for irreducible trinomials," *IEEE Trans. Comput.*, vol. 65, no. 2, pp. 343–352, Feb. 2016.
- H. Wu, "Bit-parallel polynomial basis multiplier for new classes of finite fields," *IEEE Trans. Comput.*, vol. 57, no. 8, pp. 1023–1031, Aug. 2008.
- A. Halbutogullari and Ç. K. Koç, "Mastrovito multiplier for general irreducible polynomials," *IEEE Trans. Comput.*, vol. 49, no. 5, pp. 503–518, May 2000.
- H. Fan and Y. Dai, "Fast bit parallel $GF(2^m)$ multiplier for all trinomials," *IEEE Trans. Comput.*, vol. 54, no. 4, pp. 485–490, Apr. 2005.
- P. K. Meher, "Systolic and super-systolic multipliers for finite field $GF(2^m)$ based on irreducible trinomials," *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 55, no. 4, pp. 1031–1040, May 2008.
- E. D. Mastrovito, "VLSI architectures for multiplication over finite fields $GF(2^m)$," in *Proc. 6th Int'l Conf. Appl. Algebra Algebraic Algorithms Error-Correcting Codes*, Jul. 1988, pp. 297–309.
- A. Reyhani-Masoleh and M. A. Hasan, "Low complexity bit parallel architectures for polynomial basis multiplication over $GF(2^m)$," *IEEE Trans. Comput.*, vol. 53, no. 8, pp. 945–959, Aug. 2004.
- J. L. Imaña, R. Hermida and F. Tirado, "Low complexity bit-parallel polynomial basis multipliers over binary fields for special irreducible pentanomials," *Integration*, vol. 46, pp. 197–210, 2013.
- T. Zhang and K. K. Parhi, "Systematic design of original and modified mastrovito multipliers for general irreducible polynomials," *IEEE Trans. Comput.*, vol. 50, no. 7, pp. 734–749, Jul. 2001.
- F. Rodriguez-Henriquez and Ç.K. Koç, "Parallel multipliers based on special irreducible pentanomials," *IEEE Trans. Comput.*, vol. 52, no. 12, pp. 1535–1542, Dec. 2003.
- J. L. Imaña, R. Hermida, and F. Tirado, "Low complexity bit-parallel multipliers based on a class of irreducible pentanomials," *IEEE Trans. VLSI Syst.*, vol. 14, no. 12, pp. 1388–1393, Dec. 2006.
- J. L. Imaña, "High-speed polynomial basis multipliers over $GF(2^m)$ for special pentanomials," *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 63, no. 1, pp. 58–69, Jan. 2016.
- L. Song and K. K. Parhi, "Low-energy digit-serial/parallel finite field multipliers," *J. VLSI Signal Process.*, vol. 19, pp. 149–166, 1998.
- S.-M. Park, K.-Y. Chang, D. Hong, and C. Seo, "New efficient bit-parallel polynomial basis multiplier for special pentanomials," *Integration*, vol. 47, pp. 130–139, 2014.
- B. Rashidi, R. R. Farashahi, and S. M. Sayedi, "Efficient implementation of low time complexity and pipelined bit-parallel polynomial basis multiplier over binary finite fields," *Int. J. Inform. Security*, vol. 7, no. 2, pp. 101–114, Jul. 2015.
- Certicom Research, "SEC 2: Recommended Elliptic Curve Domain Parameters", Standards for Efficient Cryptography". Version 1.0, Sep. 2000.