Impact of the Bitcell Topology on the Multiple Cell Upsets Observed in VLSI Nanoscale SRAMs

Impacto

Downloads

Downloads per month over past year



Clemente Barreira, Juan Antonio and Hubert, Guillaume and Rezaei, Mohammadreza and Franco Peláez, Francisco Javier and Mecha López, Hortensia (2021) Impact of the Bitcell Topology on the Multiple Cell Upsets Observed in VLSI Nanoscale SRAMs. IEEE Transactions on Nuclear Science . ISSN 0018-9499 (In Press)

[thumbnail of _TNS2020__Impact_of_the_Bitcell_Topology_on_the_Multiple_Cell_Upsets_Observed_in_VLSI_nanoscale_SRAMs.pdf] PDF
774kB

Official URL: https://ieeexplore.ieee.org/document/9493198



Abstract

This paper presents an analysis of the multiple events (and more specifically, Multiple Cell Upsets or MCUs) that may occur at successive generations of bulk CMOS SRAMs operating under harsh conditions, such as in avionics or space. Such MCU distribution is greatly impacted by the bitcell topology, which, in the International Technology Roadmap for Semiconductors (ITRS) / International Roadmap for Devices and Systems (IRDS) history, experienced a drastic change in the transition between the 90-nm and the 65-nm nodes. Experimental results obtained from proton and neutron accelerators, along with predictions issued from the MUSCA-SEP3 modeling tool, are provided. Various COTS Static Random Access Memories (SRAMs) manufactured by Infineon in bulk CMOS 130-nm nodes down to the 65-nm one were used as targets for the experimental results. Finally, MUSCA-SEP3 was also used to analyze and discuss scaling trends on more modern nodes (45-nm down to 14-nm).


Item Type:Article
Subjects:Sciences > Computer science > Integrated circuits
Sciences > Computer science > Hardware
Sciences > Computer science > Electronics
Sciences > Computer science > Electronics
ID Code:67694
Deposited On:10 Sep 2021 15:52
Last Modified:13 Sep 2021 07:00

Origin of downloads

Repository Staff Only: item control page